The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Atul Maheshwari: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Atul Maheshwari, Israel Koren, Wayne Burleson
    Techniques for Transient Fault Sensitivity Analysis and Reduction in VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    DFT, 2003, pp:597-0 [Conf]
  2. Atul Maheshwari, Wayne Burleson
    Repeater and current-sensing hybrid circuits for on-chip interconnects. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2003, pp:269-272 [Conf]
  3. Vishak Venkatraman, Atul Maheshwari, Wayne Burleson
    Mitigating static power in current-sensed interconnects. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:224-229 [Conf]
  4. Atul Maheshwari, Wayne Burleson, Russell Tessier
    Trading off Reliability and Power-Consumption in Ultra-low Power Systems. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:361-366 [Conf]
  5. Aiyappan Natarajan, Vijay Shankar, Atul Maheshwari, Wayne Burleson
    Sensing Design Issues in Deep Submicron CMOS SRAMs. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:42-45 [Conf]
  6. Atul Maheshwari, Wayne Burleson, Russell Tessier
    Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:3, pp:299-311 [Journal]
  7. Russell Tessier, David Jasinski, Atul Maheshwari, Aiyappan Natarajan, Weifeng Xu, Wayne P. Burleson
    An energy-aware active smart card. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:10, pp:1190-1199 [Journal]
  8. Atul Maheshwari, Wayne Burleson
    Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:11, pp:1239-1244 [Journal]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002