The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vladimir Ostrovsky: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vladimir Ostrovsky, Ilya Levin
    Implementation of Concurrent Checking Circuits by Independent Sub-circuits. [Citation Graph (0, 0)][DBLP]
    DFT, 2005, pp:343-351 [Conf]
  2. Ilya Levin, Vladimir Ostrovsky, Osnat Keren, Vladimir Sinelnikov
    Cascade Scheme for Concurrent Errors Detection. [Citation Graph (0, 0)][DBLP]
    DSD, 2006, pp:359-368 [Conf]
  3. Ilya Levin, Vladimir Ostrovsky, Sergey Ostanin, Mark G. Karpovsky
    Self-checking sequential circuits with self-healing ability. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2002, pp:71-76 [Conf]
  4. A. Matrosova, Vladimir Ostrovsky, Ilya Levin, K. Nikitin
    Designing FPGA based Self-Testing Checkers for m-out-of-n Codes. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:49-53 [Conf]
  5. Victor Varshavsky, Ilya Levin, Vladimir Ostrovsky
    Increasing Implementability of beta-driven Threshold Checkers. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:158- [Conf]

  6. Reduction of Fault Latency in Sequential Circuits by using Decomposition. [Citation Graph (, )][DBLP]


  7. Arbitrary Error Detection in Combinational Circuits by Using Partitioning. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002