The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zaifu Zhang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zaifu Zhang, Robert D. McLeod, Witold Pedrycz
    Augmenting Scan Path SRLs with an XOR Network to Enhance Delay Fault Testing. [Citation Graph (0, 0)][DBLP]
    DFT, 1994, pp:55-64 [Conf]
  2. Richard W. Wieler, Zaifu Zhang, Robert D. McLeod
    Emulating static faults using a Xilinx based emulator. [Citation Graph (0, 0)][DBLP]
    FCCM, 1995, pp:110-115 [Conf]
  3. Richard W. Wieler, Zaifu Zhang, Robert D. McLeod
    Simulating Static and Dynamic Faults in BIST Strucutres with a FPGA Based Emulator. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:240-250 [Conf]
  4. Zaifu Zhang, Robert D. McLeod
    An Efficient Multiple Scan Chain Testing Scheme. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1996, pp:294-0 [Conf]
  5. Zaifu Zhang, Robert D. McLeod, G. E. Bridges
    Statistical estimation of delay fault detectabilities and fault grading. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1995, pp:184-187 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002