|
Search the dblp DataBase
Zaifu Zhang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Zaifu Zhang, Robert D. McLeod, Witold Pedrycz
Augmenting Scan Path SRLs with an XOR Network to Enhance Delay Fault Testing. [Citation Graph (0, 0)][DBLP] DFT, 1994, pp:55-64 [Conf]
- Richard W. Wieler, Zaifu Zhang, Robert D. McLeod
Emulating static faults using a Xilinx based emulator. [Citation Graph (0, 0)][DBLP] FCCM, 1995, pp:110-115 [Conf]
- Richard W. Wieler, Zaifu Zhang, Robert D. McLeod
Simulating Static and Dynamic Faults in BIST Strucutres with a FPGA Based Emulator. [Citation Graph (0, 0)][DBLP] FPL, 1994, pp:240-250 [Conf]
- Zaifu Zhang, Robert D. McLeod
An Efficient Multiple Scan Chain Testing Scheme. [Citation Graph (0, 0)][DBLP] Great Lakes Symposium on VLSI, 1996, pp:294-0 [Conf]
- Zaifu Zhang, Robert D. McLeod, G. E. Bridges
Statistical estimation of delay fault detectabilities and fault grading. [Citation Graph (0, 0)][DBLP] Great Lakes Symposium on VLSI, 1995, pp:184-187 [Conf]
Search in 0.001secs, Finished in 0.001secs
|