The SCEAS System
Navigation Menu

Search the dblp DataBase


Dan Zhao: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dan Zhao, Shambhu J. Upadhyaya
    Adaptive Test Scheduling in SoC's by Dynamic Partitioning. [Citation Graph (0, 0)][DBLP]
    DFT, 2002, pp:334-344 [Conf]
  2. Dan Zhao, Shambhu J. Upadhyaya, Martin Margala
    Control Constrained Resource Partitioning for Complex SoCs. [Citation Graph (0, 0)][DBLP]
    DFT, 2003, pp:425-432 [Conf]
  3. Dan Zhao, John Mylopoulos, Iluju Kiringa, Verena Kantere
    An ECA Rule Rewriting Mechanism for Peer Data Management Systems. [Citation Graph (0, 0)][DBLP]
    EDBT, 2006, pp:1069-1078 [Conf]
  4. Dan Zhao, Shambhu J. Upadhyaya, Martin Margala
    Minimizing concurrent test time in SoC's by balancing resource usage. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2002, pp:77-82 [Conf]
  5. Dan Zhao, Shambhu J. Upadhyaya
    Power Constrained Test Scheduling with Dynamically Varied TAM. [Citation Graph (0, 0)][DBLP]
    VTS, 2003, pp:273-278 [Conf]
  6. Dan Zhao, Shambhu J. Upadhyaya
    Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:6, pp:956-965 [Journal]
  7. Dan Zhao, Shambhu J. Upadhyaya, Martin Margala
    Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:7, pp:1411-1418 [Journal]
  8. Yi Wang, Dan Zhao
    Design and Implementation of Routing Scheme for Wireless Network-on-Chip. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1357-1360 [Conf]
  9. Dan Zhao, Ronghua Huang, Tomokazu Yoneda, Hideo Fujiwara
    Power-Aware Multi-Frequency Heterogeneous SoC Test Framework Design with Floor-Ceiling Packing. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2942-2945 [Conf]

  10. Shelf Packing to the Design and Optimization of A Power-Aware Multi-Frequency Wrapper Architecture for Modular IP Cores. [Citation Graph (, )][DBLP]

  11. Thermal Driven Test Access Routing in Hyper-interconnected Three-Dimensional System-on-Chip. [Citation Graph (, )][DBLP]

  12. Research of P2P traffic identification based on naive Bayes and decision tables combination algorithm. [Citation Graph (, )][DBLP]

  13. Auto-calibration of a Laser 3D Color Digitization System. [Citation Graph (, )][DBLP]

  14. The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip. [Citation Graph (, )][DBLP]

  15. Fast commercial detection based on audio retrieval. [Citation Graph (, )][DBLP]

  16. Application of wavelet neural networks for trip chaining recognition. [Citation Graph (, )][DBLP]

  17. Implementation of Collaborative Control in Supply Chain Management by Using DA and Workflow Technology. [Citation Graph (, )][DBLP]

  18. BICM-ID Using Extended Mapping and Repetition Code with Irregular Node Degree Allocation. [Citation Graph (, )][DBLP]

  19. A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs. [Citation Graph (, )][DBLP]

  20. A K-Nearest-Neighbors Pareto Rank Assignment Strategy and Compound Crossover Operator Based NSGA-II and Its Applications on Multi-objective Optimization Functions. [Citation Graph (, )][DBLP]

  21. Characteristics of Urban Non-Point Source Pollution in Suzhou City. [Citation Graph (, )][DBLP]

Search in 0.137secs, Finished in 0.138secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002