|
Search the dblp DataBase
Michal Rimon:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Yehuda Naveh, Michal Rimon, Itai Jaeger, Yoav Katz, Michael Vinov, Eitan Marcus, Gil Shurek
Constraint-Based Random Stimuli Generation for Hardware Verification. [Citation Graph (0, 0)][DBLP] AAAI, 2006, pp:- [Conf]
- Allon Adir, Yaron Arbetman, Bella Dubrov, Yossi Lichtenstein, Michal Rimon, Michael Vinov, Massimo A. Calligaro, Andrew Cofler, Gabriel Duffy
VLIW: a case study of parallelism verification. [Citation Graph (0, 0)][DBLP] DAC, 2005, pp:779-782 [Conf]
- Michael L. Behm, John M. Ludden, Yossi Lichtenstein, Michal Rimon, Michael Vinov
Industrial experience with test generation languages for processor verification. [Citation Graph (0, 0)][DBLP] DAC, 2004, pp:36-40 [Conf]
- Allon Adir, Eli Almog, Laurent Fournier, Eitan Marcus, Michal Rimon, Michael Vinov, Avi Ziv
Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 2004, v:21, n:2, pp:84-93 [Journal]
Search in 0.001secs, Finished in 0.001secs
|