The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Itai Jaeger: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yehuda Naveh, Michal Rimon, Itai Jaeger, Yoav Katz, Michael Vinov, Eitan Marcus, Gil Shurek
    Constraint-Based Random Stimuli Generation for Hardware Verification. [Citation Graph (0, 0)][DBLP]
    AAAI, 2006, pp:- [Conf]
  2. Shady Copty, Itai Jaeger, Yoav Katz
    Path-Based System Level Stimuli Generation. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2005, pp:1-13 [Conf]
  3. Roy Emek, Itai Jaeger, Yoav Katz, Yehuda Naveh
    Quality Improvement Methods for System-Level Stimuli Generation. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:204-206 [Conf]
  4. Shai Fine, Ari Freund, Itai Jaeger, Yishay Mansour, Yehuda Naveh, Avi Ziv
    Harnessing Machine Learning to Improve the Success Rate of Stimuli Generation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:11, pp:1344-1355 [Journal]
  5. Allon Adir, Sigal Asaf, Laurent Fournier, Itai Jaeger, Ofer Peled
    A Framework for the Validation of Processor Architecture Compliance. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:902-905 [Conf]
  6. Shady Copty, Itai Jaeger, Yoav Katz, Michael Vinov
    Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:891-895 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002