The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gil Shurek: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yehuda Naveh, Michal Rimon, Itai Jaeger, Yoav Katz, Michael Vinov, Eitan Marcus, Gil Shurek
    Constraint-Based Random Stimuli Generation for Hardware Verification. [Citation Graph (0, 0)][DBLP]
    AAAI, 2006, pp:- [Conf]
  2. Gil Shurek, Orna Grumberg
    The Modular Framework of Computer-Aided Verification. [Citation Graph (0, 0)][DBLP]
    CAV, 1990, pp:214-223 [Conf]
  3. Aharon Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, Gil Shurek
    Test Program Generation for Functional Verification of PowerPC Processors in IBM. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:279-285 [Conf]
  4. Eyal Bin, Roy Emek, Gil Shurek, Avi Ziv
    Using a constraint satisfaction formulation and solution techniques for random test program generation. [Citation Graph (0, 0)][DBLP]
    IBM Systems Journal, 2002, v:41, n:3, pp:386-402 [Journal]
  5. Allon Adir, Hagit Attiya, Gil Shurek
    Information-Flow Models for Shared Memory with an Application to the PowerPC Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2003, v:14, n:5, pp:502-515 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002