The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marek Gorgon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Miroslaw Jablonski, Marek Gorgon
    Handel-C implementation of Classical Component Labelling Algorithm. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:387-393 [Conf]
  2. Marek Gorgon, Jaromir Przybylo
    FPGA Based Controller for Heterogeneous Image Processing System. [Citation Graph (0, 0)][DBLP]
    DSD, 2001, pp:453-457 [Conf]
  3. Marek Gorgon, Slawomir Cichon, Miroslaw Pac
    Real-time Handel-C Based Implementation of DV Decoder. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:130-135 [Conf]
  4. Marek Gorgon, Mateusz Wrzesinski
    Neural Network Implementation in Reprogrammable FPGA Devices - An Example for MLP. [Citation Graph (0, 0)][DBLP]
    ICAISC, 2006, pp:19-28 [Conf]
  5. Slawomir Cichon, Marek Gorgon, Miroslaw Pac
    Handel-C Design Enhancement for FPGA-Based DV Decoder. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:128-133 [Conf]

  6. FPGA-based Road Traffic Videodetector. [Citation Graph (, )][DBLP]


  7. PixelStreams-based implementation of videodetector. [Citation Graph (, )][DBLP]


  8. Pipeline implementation of the 128-bit block cipher CLEFIA in FPGA. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002