The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

José Carlos Alves: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Francisco Duarte, José Machado da Silva, José Carlos Alves, G. A. Pinho, José Silva Matos
    A processor for testing mixed-signal cores in System-on-Chip. [Citation Graph (0, 0)][DBLP]
    DSD, 2005, pp:184-191 [Conf]
  2. Sérgio Martins, José Carlos Alves
    A high-level tool for the design of custom image processing systems. [Citation Graph (0, 0)][DBLP]
    DSD, 2005, pp:346-349 [Conf]
  3. José Carlos Alves, João Canas Ferreira, C. Albuquerque, José F. Oliveira, J. Soeiro Ferreira, José Silva Matos
    FAFNER-Accelerating Nesting Problems with FPGAs. [Citation Graph (0, 0)][DBLP]
    FCCM, 1999, pp:168-0 [Conf]
  4. José Carlos Alves, José Silva Matos
    RVC - A Reconfigurable Coprocessor for Vector Processing Applications. [Citation Graph (0, 0)][DBLP]
    FCCM, 1998, pp:258-259 [Conf]
  5. José Machado da Silva, Ana C. Leão, José Silva Matos, José Carlos Alves
    Implementation of Mixed Current/Voltage Testing Using the IEEE P1149.4 Infrastructure. [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:509-517 [Conf]
  6. José Carlos Alves, André T. Puga, Luís Corte-Real, José Silva Matos
    ProHos-1 - A Vector Processor for the Efficient Estimation of Higher-Order Moments. [Citation Graph (0, 0)][DBLP]
    VECPAR, 1996, pp:96-107 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002