The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Abdelhalim Alsharqawi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Abdel Ejnioui, Abdelhalim Alsharqawi
    Pipeline-Level Control of Self-Resetting Pipelines. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:342-349 [Conf]
  2. Abdel Ejnioui, Abdelhalim Alsharqawi
    Self-resetting stage logic pipelines. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:174-177 [Conf]
  3. Abdelhalim Alsharqawi, Abdel Ejnioui
    Synthesis of Self-Resetting Stage Logic Pipelines. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:260-262 [Conf]
  4. Abdel Ejnioui, Abdelhalim Alsharqawi
    Pipeline Design Based on Self-Resetting Stage Logic. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2004, pp:254-257 [Conf]
  5. Rashad Oreifej, Abdelhalim Alsharqawi, Abdel Ejnioui
    Synthesis of Pipelined SRSL Circuits. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:71-76 [Conf]
  6. Abdelhalim Alsharqawi, Abdel Ejnioui
    Clockless Pipelining for Coarse Grain Datapaths. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:749-753 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002