|
Search the dblp DataBase
Abdelhalim Alsharqawi:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Abdel Ejnioui, Abdelhalim Alsharqawi
Pipeline-Level Control of Self-Resetting Pipelines. [Citation Graph (0, 0)][DBLP] DSD, 2004, pp:342-349 [Conf]
- Abdel Ejnioui, Abdelhalim Alsharqawi
Self-resetting stage logic pipelines. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2004, pp:174-177 [Conf]
- Abdelhalim Alsharqawi, Abdel Ejnioui
Synthesis of Self-Resetting Stage Logic Pipelines. [Citation Graph (0, 0)][DBLP] ISVLSI, 2005, pp:260-262 [Conf]
- Abdel Ejnioui, Abdelhalim Alsharqawi
Pipeline Design Based on Self-Resetting Stage Logic. [Citation Graph (0, 0)][DBLP] ISVLSI, 2004, pp:254-257 [Conf]
- Rashad Oreifej, Abdelhalim Alsharqawi, Abdel Ejnioui
Synthesis of Pipelined SRSL Circuits. [Citation Graph (0, 0)][DBLP] ISVLSI, 2006, pp:71-76 [Conf]
- Abdelhalim Alsharqawi, Abdel Ejnioui
Clockless Pipelining for Coarse Grain Datapaths. [Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:749-753 [Conf]
Search in 0.001secs, Finished in 0.001secs
|