The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Syed Mostahed Ali Chowdhury: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhury, Syed Mostahed Ali Chowdhury
    Reversible Logic Synthesis for Minimization of Full-Adder Circuit. [Citation Graph (0, 0)][DBLP]
    DSD, 2003, pp:50-54 [Conf]
  2. Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury, Ahsan Raja Chowdhury
    Synthesis of Full-Adder Circuit Using Reversible Logic. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:757-760 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002