The SCEAS System
Navigation Menu

Search the dblp DataBase


Klaus Feske: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Maik Boden, Jörg Schneider, Klaus Feske, Steffen Rülke
    Enhanced Reusability for SoC-Based HW/SW Co-Design. [Citation Graph (0, 0)][DBLP]
    DSD, 2002, pp:94-101 [Conf]
  2. Manfred Koegst, Günter Franke, Steffen Rülke, Klaus Feske
    Low Power Design of FSMs by State Assignment and Disabling Self-Loops. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1997, pp:323-330 [Conf]
  3. Manfred Koegst, Günter Franke, Steffen Rülke, Klaus Feske
    Multi-Criterial State Assignment for Low Power FSM Design. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1998, pp:10261-10268 [Conf]
  4. Klaus Feske, Georg Heinrich, Berndt Fritzsche, Mark Langer
    SoC Based Low Cost Design of Digital Audio Broadcasting Transport Network Applications. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:1105-1109 [Conf]
  5. Klaus Feske, Sven Mulka, Manfred Koegst, Günter Elst
    Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:235-244 [Conf]
  6. Klaus Feske, Michael Scholz, Günther Döring, Denis Nareike
    Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:243-252 [Conf]
  7. Mirko Benz, Klaus Feske, Uwe Hatnik, Peter Schwarz
    TCP/IP Protocol Engine System Simulation. [Citation Graph (0, 0)][DBLP]
    PROMS, 2001, pp:155-164 [Conf]

Search in 0.003secs, Finished in 0.004secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002