The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kari Tiensyrjä: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen
    SystemC-based Design Methodology for Reconfigurable System-on-Chip. [Citation Graph (0, 0)][DBLP]
    DSD, 2005, pp:364-371 [Conf]
  2. Matti Kärkkäinen, Kari Tiensyrjä, Matti Weissenfelt
    Boundary Scan Testing Combined with Power Supply Current Monitoring. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:232-235 [Conf]
  3. Sien-An Ong, Kari Tiensyrjä, Lech Józwiak
    Interactive codesign for real-time embedded control systems: task graph generation from SA/VHDL models. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1997, pp:172-181 [Conf]
  4. Yang Qu, Kari Tiensyrjä, Kostas Masselos
    System-Level Modeling of Dynamically Reconfigurable Co-processors. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:881-885 [Conf]
  5. Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnny Öberg, Juha-Pekka Soininen, Martti Forsell, Kari Tiensyrjä, Ahmed Hemani
    A Network on Chip Architecture and Design Methodology. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2002, pp:117-124 [Conf]
  6. Konstantinos Masselos, Kari Tiensyrjä, Yang Qu, Nikos S. Voros, Miroslav Cupák, Luc Rijnders, Marko Pettissalo
    System Level Architecture Exploration for Reconfigurable Systems On Chip. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  7. Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen, Jari Nurmi
    System-Level Design for Partially Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2738-2741 [Conf]

  8. Automatic workload generation for system-level exploration based on modified GCC compiler. [Citation Graph (, )][DBLP]


  9. Cosimulation of real-time control systems. [Citation Graph (, )][DBLP]


  10. Application - Platform Performance Modeling and Evaluation. [Citation Graph (, )][DBLP]


  11. SystemC workload model generation from UML for performance simulation. [Citation Graph (, )][DBLP]


  12. Layered UML Workload and SystemC Platform Models. [Citation Graph (, )][DBLP]


  13. SystemC and OCAPI-xl Based System-Level Design for Reconfigurable Systems-on-Chip. [Citation Graph (, )][DBLP]


Search in 0.081secs, Finished in 0.083secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002