The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mariusz Rawski: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mariusz Rawski, Rafal Rzechowski, Zbigniew Jachna, Ireneusz Brzozowski
    Practical Aspects of Logic Synthesis Based on Functional Decomposition. [Citation Graph (0, 0)][DBLP]
    DSD, 2001, pp:38-45 [Conf]
  2. Mariusz Rawski, Henry Selvaraj, Tadeusz Luba
    An Application of Functional Decomposition in ROM-Based FSM Implementation in FPGA Devices. [Citation Graph (0, 0)][DBLP]
    DSD, 2003, pp:104-111 [Conf]
  3. Mariusz Rawski, Henry Selvaraj, Pawel Morawiecki
    Efficient Method of Input Variable Partitioning in Functional Decomposition Based on Evolutionary Algorithms. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:136-143 [Conf]
  4. Mariusz Rawski, Pawel Tomaszewicz, Henry Selvaraj, Tadeusz Luba
    Efficient Implementation of Digital Filters with Use of Advanced Synthesis Methods Targeted FPGA Architectures. [Citation Graph (0, 0)][DBLP]
    DSD, 2005, pp:460-466 [Conf]
  5. Pawel Tomaszewicz, Mariusz Rawski
    Self-Testing of User-Programmed FPGAs Based on the Concept of Linear Segments. [Citation Graph (0, 0)][DBLP]
    DSD, 2001, pp:236-243 [Conf]
  6. Mariusz Rawski
    Non-Disjoint Decomposition of Boolean Functions and Its Application in FPGA-oriented Technology Mapping. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1997, pp:24-30 [Conf]
  7. Mariusz Rawski, Lech Józwiak, Tadeusz Luba
    The Influence of the Number of Values in Sub-Functions on the Effectiveness and Efficiency of the Functional Decomposition. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1999, pp:1086-1093 [Conf]
  8. Mariusz Rawski, Lech Józwiak, Tadeusz Luba
    Efficient Input Support Selection for Sub-functions in Functional Decomposition Based on Information Relationship Measures. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1999, pp:1094-1101 [Conf]
  9. Mariusz Rawski, Tadeusz Luba, Lech Józwiak, Artur Chojnacki
    Efficient Logic Synthesis for FPGAs with Functional Decomposition Based on Information Relationship Measure. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1998, pp:10008-10015 [Conf]
  10. Henry Selvaraj, Mariusz Rawski, Tadeusz Luba
    FSM Implementation in Embedded Memory Blocks of Programmable Logic Devices Using Functional Decomposition. [Citation Graph (0, 0)][DBLP]
    ITCC, 2002, pp:355-360 [Conf]
  11. Henry Selvaraj, Pawel Tomaszewicz, Mariusz Rawski, Tadeusz Luba
    Efficient Application of Modern Logic Synthesis in FPGA-Based Designing of Information and Signal Processing Systems. [Citation Graph (0, 0)][DBLP]
    ITCC (2), 2005, pp:22-27 [Conf]
  12. Mariusz Rawski, Lech Józwiak, Artur Chojnacki
    Application of the Information Measures to Input Support Selection in Functional Decomposition. [Citation Graph (0, 0)][DBLP]
    Rough Sets and Current Trends in Computing, 1998, pp:573-580 [Conf]
  13. Mariusz Rawski, Henry Selvaraj, Tadeusz Luba
    An application of functional decomposition in ROM-based FSM implementation in FPGA devices. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2005, v:51, n:6-7, pp:424-434 [Journal]
  14. Jacek Lewandowski, Mariusz Rawski, Henryk Rybinski
    Application of Parallel Decomposition for Creation of Reduced Feed-Forward Neural Networks. [Citation Graph (0, 0)][DBLP]
    RSEISP, 2007, pp:564-573 [Conf]

  15. Logic synthesis method for FPGAs with embedded memory blocks. [Citation Graph (, )][DBLP]


Search in 0.024secs, Finished in 0.025secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002