Search the dblp DataBase

Publications of Author

1. Richard Ruzicka
   Testable Design Verification Using Petri Nets. [Citation Graph (0, 0)][DBLP]
   DSD, 2003, pp:304-311 [Conf]
   
2. Richard Ruzicka, Pavel Tupec
   Formal Approach to Synthesis of a Test Controller. [Citation Graph (0, 0)][DBLP]
   ECBS, 2004, pp:348-355 [Conf]
   
3. Lukás Sekanina, Richard Ruzicka
   Easily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers. [Citation Graph (0, 0)][DBLP]
   Evolvable Hardware, 2003, pp:135-144 [Conf]
   
4. Richard Ruzicka, Lukás Sekanina
   Evolutionary circuit design in REPOMO - reconfigurable polymorphic module. [Citation Graph (0, 0)][DBLP]
   Computational Intelligence, 2006, pp:239-244 [Conf]
   
5. 
   Test Controller Synthesis Constrained by Circuit Testability Analysis. [Citation Graph (, )][DBLP]
   
   
6. 
   Dependable Controller Design Using Polymorphic Counters. [Citation Graph (, )][DBLP]
   
   
7. 
   Physical Demonstration of Polymorphic Self-Checking Circuits. [Citation Graph (, )][DBLP]