Search the dblp DataBase
Yinshui Xia: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Yinshui Xia, A. E. A. Almaini
Best Polarity for Low Power XOR Gate Decomposition. [Citation Graph (0, 0)][DBLP]
DSD, 2002, pp:53-59 [Conf] - Yinshui Xia, B. Ali, A. E. A. Almaini
Area and power optimization of FPRM function based circuits. [Citation Graph (0, 0)][DBLP]
ISCAS (5), 2003, pp:329-332 [Conf] - Yinshui Xia, Xunwei Wu, Penjung Wang
Design of Ternary Schmitt Triggers Based on Its Sequential Characteristics. [Citation Graph (0, 0)][DBLP]
ISMVL, 2002, pp:156-160 [Conf] - Yinshui Xia, Xien Ye, Lun-Yao Wang, Zong-Gang Zhou
Novel synthesis method of mixed polarity Reed-Muller functions. [Citation Graph (0, 0)][DBLP]
Circuits, Signals, and Systems, 2005, pp:148-153 [Conf] - Yinshui Xia, Xunwei Wu, A. E. A. Almaini
Power Minimization of FPRM Functions Based on Polarity Conversion. [Citation Graph (0, 0)][DBLP]
J. Comput. Sci. Technol., 2003, v:18, n:3, pp:325-331 [Journal] - Yinshui Xia, Lun-Yao Wang, A. E. A. Almaini
A Novel Multiple-Valued CMOS Flip-Flop Employing Multiple-Valued Clock. [Citation Graph (0, 0)][DBLP]
J. Comput. Sci. Technol., 2005, v:20, n:2, pp:237-242 [Journal] - Yinshui Xia, Lun-Yao Wang, Zong-Gang Zhou, Xien Ye, Jian-Ping Hu
Novel Synthesis and Optimization of Multi-Level Mixed Polarity Reed-Muller Functions. [Citation Graph (0, 0)][DBLP]
J. Comput. Sci. Technol., 2005, v:20, n:6, pp:895-900 [Journal]
Search in 0.037secs, Finished in 0.038secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002