The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hanene Ben Fradj: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hanene Ben Fradj, Cécile Belleudy, Michel Auguin
    Multi-Bank Main Memory Architecture with Dynamic Voltage Frequency Scaling for System Energy Optimization. [Citation Graph (0, 0)][DBLP]
    DSD, 2006, pp:89-96 [Conf]
  2. Hanene Ben Fradj, Cécile Belleudy, Michel Auguin
    System Level Multi-bank Main Memory Configuration for Energy Reduction. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:84-94 [Conf]
  3. Patricia Guitton-Ouhamou, Hanene Ben Fradj, Cécile Belleudy, Spiridon Nikolaidis
    Low Power Co-design Tool and Power Optimization of Schedules and Memory System. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:603-612 [Conf]
  4. Hanene Ben Fradj, Sébastien Icart, Cécile Belleudy, Michel Auguin
    Energy Optimization of a Multi-bank Main Memory. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2006, pp:196-205 [Conf]
  5. Hanene Ben Fradj, Asmaa el Ouardighi, Cécile Belleudy, Michel Auguin
    Energy aware memory architecture configuration. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:3, pp:3-9 [Journal]
  6. Hanene Ben Fradj, Cécile Belleudy, Michel Auguin
    Main Memory Energy Optimization for Multi-Task Applications. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:278-283 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002