Search the dblp DataBase
John A. Chandy :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
John A. Chandy , A. L. Narasimha Reddy Failure Evaluation of Disk Array Organizations. [Citation Graph (2, 0)][DBLP ] ICDCS, 1993, pp:319-326 [Conf ] John A. Chandy Storage Allocation in Unreliable Peer-to-Peer Systems. [Citation Graph (0, 0)][DBLP ] DSN, 2006, pp:227-236 [Conf ] Janardhan Singaraju , John A. Chandy A Generic Lookup Cache Architecture for Network Processing Applications. [Citation Graph (0, 0)][DBLP ] ERSA, 2006, pp:247-248 [Conf ] Long Bu , John A. Chandy FPGA Based Network Intrusion Detection using Content Addressable Memories. [Citation Graph (0, 0)][DBLP ] FCCM, 2004, pp:316-317 [Conf ] Janardhan Singaraju , Long Bu , John A. Chandy A Signature Match Processor Architecture for Network Intrusion Detection. [Citation Graph (0, 0)][DBLP ] FCCM, 2005, pp:235-242 [Conf ] Janardhan Singaraju , John A. Chandy A generic lookup cache architecture for network processing applications. [Citation Graph (0, 0)][DBLP ] FPGA, 2006, pp:233- [Conf ] Long Bu , John A. Chandy A keyword match processor architecture using content addressable memory. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2004, pp:372-376 [Conf ] John A. Chandy , Prithviraj Banerjee A Parallel Circuit-Partitioned Algorithm for Timing Driven Cell Placement. [Citation Graph (0, 0)][DBLP ] ICCD, 1997, pp:621-627 [Conf ] John A. Chandy , Prithviraj Banerjee Reliability Evalutaion of Disk Array Architectures. [Citation Graph (0, 0)][DBLP ] ICPP, 1993, pp:263-267 [Conf ] Daniel J. Palermo , Ernesto Su , John A. Chandy , Prithviraj Banerjee Communication Optimizations Used in the PARADIGM Compiler for Distributed Memory Multicomputers. [Citation Graph (0, 0)][DBLP ] ICPP, 1994, pp:1-10 [Conf ] John G. Holm , John A. Chandy , Steven Parkes , Sumit Roy , Venkatram Krishnaswamy , Gagan Hasteer , Prithviraj Banerjee Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors. [Citation Graph (0, 0)][DBLP ] International Conference on Supercomputing, 1997, pp:172-179 [Conf ] Kaushik De , John A. Chandy , Sumit Roy , Steven Parkes , Prithviraj Banerjee Parallel algorithms for logic synthesis using the MIS approach. [Citation Graph (0, 0)][DBLP ] IPPS, 1995, pp:579-585 [Conf ] SungHo Kim , Prithviraj Banerjee , Balkrishna Ramkumar , Steven Parkes , John A. Chandy ProperPLACE: A Portable Parallel Algorithm for Standard Cell Placement. [Citation Graph (0, 0)][DBLP ] IPPS, 1994, pp:932-941 [Conf ] Zhaoyun Xing , John A. Chandy , Prithviraj Banerjee Parallel Global Routing Algorithms for Standard Cells. [Citation Graph (0, 0)][DBLP ] IPPS, 1997, pp:527-0 [Conf ] John A. Chandy , Steven Parkes , Prithviraj Banerjee Distributed Object Oriented Data Structures and Algorithms for VLSI CAD. [Citation Graph (0, 0)][DBLP ] IRREGULAR, 1996, pp:147-158 [Conf ] Jonathan D. Bright , John A. Chandy A Scalable Architecture for Clustered Network Attached Storage. [Citation Graph (0, 0)][DBLP ] IEEE Symposium on Mass Storage Systems, 2003, pp:196-206 [Conf ] Jonathan D. Bright , John A. Chandy Data Integrity in a Distributed Storage System. [Citation Graph (0, 0)][DBLP ] PDPTA, 2003, pp:688-694 [Conf ] John A. Chandy RAID0.5: Active Data Replication for Low Cost Disk Array Data Protection. [Citation Graph (0, 0)][DBLP ] PDPTA, 2006, pp:963-969 [Conf ] Michael P. Kapralos , John A. Chandy A Quorum Based Content Delivery Architecture. [Citation Graph (0, 0)][DBLP ] PDPTA, 2005, pp:991-996 [Conf ] Steven Parkes , John A. Chandy , Prithviraj Banerjee A library-based approach to portable, parallel, object-oriented programming: interface, implementation, and application. [Citation Graph (0, 0)][DBLP ] SC, 1994, pp:69-78 [Conf ] John A. Chandy , Prithviraj Banerjee Parallel simulated annealing strategies for VLSI cell placement. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1996, pp:37-42 [Conf ] Prithviraj Banerjee , John A. Chandy , Manish Gupta , Eugene W. Hodges IV , John G. Holm , Antonio Lain , Daniel J. Palermo , Shankar Ramaswamy , Ernesto Su The Paradigm Compiler for Distributed-Memory Multicomputers. [Citation Graph (0, 0)][DBLP ] IEEE Computer, 1995, v:28, n:10, pp:37-47 [Journal ] John A. Chandy , Prithviraj Banerjee A Parallel Circuit-Partitioned Algorithm for Timing-Driven Standard Cell Placement. [Citation Graph (0, 0)][DBLP ] J. Parallel Distrib. Comput., 1999, v:57, n:1, pp:64-90 [Journal ] A. L. Narasimha Reddy , John A. Chandy , Prithviraj Banerjee Design and Evaluation of Gracefully Degradable Disk Arrays. [Citation Graph (0, 0)][DBLP ] J. Parallel Distrib. Comput., 1993, v:17, n:1-2, pp:28-40 [Journal ] John A. Chandy , Sumit Narayan Reliability tradeoffs in personal storage systems. [Citation Graph (0, 0)][DBLP ] Operating Systems Review, 2007, v:41, n:1, pp:37-41 [Journal ] John A. Chandy , SungHo Kim , Balkrishna Ramkumar , Steven Parkes , Prithviraj Banerjee An evaluation of parallel simulated annealing strategies with application to standard cell placement. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:4, pp:398-410 [Journal ] Long Bu , John A. Chandy A CAM-based keyword match processor architecture. [Citation Graph (0, 0)][DBLP ] Microelectronics Journal, 2006, v:37, n:8, pp:828-836 [Journal ] Active storage using object-based devices. [Citation Graph (, )][DBLP ] An analysis of resource costs in a public computing grid. [Citation Graph (, )][DBLP ] Multiple Valued Logic Using 3-State Quantum Dot Gate FETs. [Citation Graph (, )][DBLP ] Parity Redundancy Strategies in a Large Scale Distributed Storage System. [Citation Graph (, )][DBLP ] An Analysis of Parallel Programming Techniques for Data Intensive Computation. [Citation Graph (, )][DBLP ] Search in 0.014secs, Finished in 0.017secs