The SCEAS System
Navigation Menu

Search the dblp DataBase


Moinuddin K. Qureshi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Moinuddin K. Qureshi, Onur Mutlu, Yale N. Patt
    Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors. [Citation Graph (0, 0)][DBLP]
    DSN, 2005, pp:434-443 [Conf]
  2. Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu, Yale N. Patt
    A Case for MLP-Aware Cache Replacement. [Citation Graph (0, 0)][DBLP]
    ISCA, 2006, pp:167-178 [Conf]
  3. Moinuddin K. Qureshi, David Thompson, Yale N. Patt
    The V-Way Cache: Demand Based Associativity via Global Replacement. [Citation Graph (0, 0)][DBLP]
    ISCA, 2005, pp:544-555 [Conf]
  4. Moinuddin K. Qureshi, Yale N. Patt
    Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. [Citation Graph (0, 0)][DBLP]
    MICRO, 2006, pp:423-432 [Conf]
  5. Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely Jr., Joel S. Emer
    Adaptive insertion policies for high performance caching. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:381-391 [Conf]

  6. Adaptive insertion policies for managing shared caches. [Citation Graph (, )][DBLP]

  7. Accelerating critical section execution with asymmetric multi-core architectures. [Citation Graph (, )][DBLP]

  8. Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs. [Citation Graph (, )][DBLP]

  9. Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines. [Citation Graph (, )][DBLP]

  10. Adaptive Spill-Receive for robust high-performance caching in CMPs. [Citation Graph (, )][DBLP]

  11. Scalable high performance main memory system using phase-change memory technology. [Citation Graph (, )][DBLP]

  12. Morphable memory system: a robust architecture for exploiting multi-level phase change memories. [Citation Graph (, )][DBLP]

  13. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. [Citation Graph (, )][DBLP]

  14. A tagless coherence directory. [Citation Graph (, )][DBLP]

Search in 0.021secs, Finished in 0.022secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002