The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Brian Greskamp: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Smruti R. Sarangi, Brian Greskamp, Josep Torrellas
    CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging. [Citation Graph (0, 0)][DBLP]
    DSN, 2006, pp:301-312 [Conf]
  2. Brian Greskamp, Ron Sass
    A Virtual Machine for Merit-Based Runtime Reconfiguration. [Citation Graph (0, 0)][DBLP]
    FCCM, 2005, pp:287-288 [Conf]
  3. Smruti R. Sarangi, Brian Greskamp, Josep Torrellas
    A Model for Timing Errors in Processors with Parameter Variation. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:647-654 [Conf]
  4. Ron Sass, Brian Greskamp, Brian Leonard, Jeff Young, Srinivas Beeravolu
    Online architectures: A theoretical formulation and experimental prototype. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:319-333 [Journal]
  5. Brian Greskamp, Smruti R. Sarangi, Josep Torrellas
    Threshold Voltage Variation Effects on Aging-Related Hard Failure Rates. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1261-1264 [Conf]

  6. Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking. [Citation Graph (, )][DBLP]


  7. Blueshift: Designing processors for timing speculation from the ground up. [Citation Graph (, )][DBLP]


  8. The BubbleWrap many-core: popping cores for sequential acceleration. [Citation Graph (, )][DBLP]


  9. EVAL: Utilizing processors with variation-induced timing errors. [Citation Graph (, )][DBLP]


  10. Estimating design time for system circuits. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002