Search the dblp DataBase
Takeshi Inuo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Hidenori Sakanashi, Mehrdad Salami, Masaya Iwata, Shogo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Tetsuya Higuchi
Evolvable Hardware Chip for High Precision Printer Image Compression. [Citation Graph (0, 0)][DBLP]
AAAI/IAAI, 1998, pp:486-491 [Conf] - Tsukasa Yamauchi, Shogo Nakaya, Takeshi Inuo, Nobuki Kajihara
Mapping Algorithms for a Multi-Bit Data Path Processing Reconfigurable Chip RHW. [Citation Graph (0, 0)][DBLP]
FCCM, 2000, pp:281-282 [Conf] - Hideharu Amano, Takeshi Inuo, Hirokazu Kami, Taro Fujii, Masayasu Suzuki
Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor - An Approach to Tough Cases. [Citation Graph (0, 0)][DBLP]
FPL, 2004, pp:464-473 [Conf] - Tsukasa Yamauchi, Shogo Nakaya, Takeshi Inuo, Nobuki Kajihara
Arithmetic Operation Oriented Reconfigurable Chip: RHW. [Citation Graph (0, 0)][DBLP]
FPL, 2001, pp:618-622 [Conf] - Isamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shougo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi
A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. [Citation Graph (0, 0)][DBLP]
ICES, 1998, pp:1-12 [Conf]
Search in 0.002secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002