The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Laurent Arditi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Laurent Arditi, Hélène Collavizza
    An Object-Oriented Framework for the Formal Verification of Processors. [Citation Graph (0, 0)][DBLP]
    ECOOP, 1995, pp:215-234 [Conf]
  2. Laurent Arditi, Hédi Boufaïed, Arnaud Cavanié, Vincent Stehlé
    Coverage Directed Generation of System-Level Test Cases for the Validation of a DSP System. [Citation Graph (0, 0)][DBLP]
    FME, 2001, pp:449-464 [Conf]
  3. Laurent Arditi
    BMDs Can Delay the Use of Theorem Proving for Verifying Arithmetic Assembly Instructions. [Citation Graph (0, 0)][DBLP]
    FMCAD, 1996, pp:34-48 [Conf]
  4. Laurent Arditi, Gérard Berry, Michael Kishinevsky
    Late Design Changes (ECOs) for Sequentially Optimized Esterel Designs. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2004, pp:128-143 [Conf]

  5. Towards verifying VHDL descriptions of processors. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002