The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Iain Bate: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Iain Bate, Peter Nightingale, Anton Cervin
    Establishing Timing Requirements and Control Attributes for Control Loops in Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2003, pp:121-0 [Conf]
  2. Iain Bate, Ralf Reutemann
    Worst-Case Execution Time Analysis for Dynamic Branch Predictors. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2004, pp:215-222 [Conf]
  3. Iain Bate, Neil C. Audsley
    Flexible Design of Complex High-Integrity Systems Using Trade Offs. [Citation Graph (0, 0)][DBLP]
    HASE, 2004, pp:22-31 [Conf]
  4. Iain Bate, Philippa Conmy
    Safe Composition of Real Time Software. [Citation Graph (0, 0)][DBLP]
    HASE, 2005, pp:79-88 [Conf]
  5. Neil C. Audsley, Iain Bate, Steven Crook-Dawkins, John McDermid
    Improving certification capability through automatic code generation. [Citation Graph (0, 0)][DBLP]
    IFIP Congress Topical Sessions, 2004, pp:511-520 [Conf]
  6. Iain Bate, Guillem Bernat, Peter P. Puschner
    Java Virtual-Machine Support for Portable Worst-Case Execution-Time Analysis. [Citation Graph (0, 0)][DBLP]
    Symposium on Object-Oriented Real-Time Distributed Computing, 2002, pp:83-90 [Conf]
  7. Iain Bate, Paul Emberson
    Incorporating Scenarios And Heuristics To Improve Flexibility In Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2006, pp:221-230 [Conf]
  8. Iain Bate
    Dealing with Emergent Properties in Embedded Systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2005, pp:63-66 [Conf]
  9. Iain Bate, Alan Burns
    A Framework for Scheduling in Safety-Critical Embedded Control Systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 1999, pp:46-53 [Conf]
  10. Iain Bate, Guillem Bernat, G. Murphy, Peter P. Puschner
    Low-level analysis of a portable Java byte code WCET analysis framework. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2000, pp:39-0 [Conf]
  11. Iain Bate, Ralf Reutemann
    Efficient Integration of Bimodal Branch Prediction and Pipeline Analysis. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2005, pp:39-44 [Conf]
  12. Iain Bate, Tim Kelly
    Architectural Considerations in the Certification of Modular Systems. [Citation Graph (0, 0)][DBLP]
    SAFECOMP, 2002, pp:321-333 [Conf]
  13. Iain Bate, Richard Hawkin, John A. McDermid
    A Contract-based Approach to Designing Safe Systems. [Citation Graph (0, 0)][DBLP]
    SCS, 2003, pp:25-36 [Conf]
  14. Iain Bate, Philippa Conmy, Tim Kelly, John A. McDermid
    Use of Modern Processors in Safety-Critical Applications. [Citation Graph (0, 0)][DBLP]
    Comput. J., 2001, v:44, n:6, pp:531-543 [Journal]
  15. Iain Bate, Alan Burns
    An Integrated Approach to Scheduling in Safety-Critical Embedded Control Systems. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 2003, v:25, n:1, pp:5-37 [Journal]
  16. Iain Bate, John McDermid, Peter Nightingale
    Establishing timing requirements for control loops in real-time systems. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2003, v:27, n:4, pp:159-169 [Journal]
  17. Dimitar Kazakov, Iain Bate
    Towards New Methods for Developing Real-Time Systems: Automatically Deriving Loop Bounds Using Machine Learning. [Citation Graph (0, 0)][DBLP]
    ETFA, 2006, pp:421-428 [Conf]

  18. Understanding Behavioural Tradeoffs in Large-Scale Sensornet Design. [Citation Graph (, )][DBLP]


  19. Instruction Cache Prediction Using Bayesian Networks. [Citation Graph (, )][DBLP]


  20. Tuning Complex Sensornet Systems Using Principled Engineering Methods. [Citation Graph (, )][DBLP]


  21. Semi-Automated Safety Analysis for Field Programmable Gate Arrays. [Citation Graph (, )][DBLP]


  22. Do Sensornet Protocol Variants Yield Real Benefits?. [Citation Graph (, )][DBLP]


  23. Investigation of the pessimism in distributed systems timing analysis. [Citation Graph (, )][DBLP]


  24. An approach to task attribute assignment for uniprocessor systems. [Citation Graph (, )][DBLP]


  25. An Efficient Experimental Methodology for Configuring Search-Based Design Algorithms. [Citation Graph (, )][DBLP]


  26. An Immuno-engineering Approach for Anomaly Detection in Swarm Robotics. [Citation Graph (, )][DBLP]


  27. Energy Efficient Duty Allocation Protocols for Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  28. Challenges in Relational Learning for Real-Time Systems Applications. [Citation Graph (, )][DBLP]


  29. Minimising Task Migration and Priority Changes in Mode Transitions. [Citation Graph (, )][DBLP]


  30. Guaranteed Loop Bound Identification from Program Traces for WCET. [Citation Graph (, )][DBLP]


  31. Utilising Application Flexibility in Energy Aware Computing. [Citation Graph (, )][DBLP]


  32. Extending a Task Allocation Algorithm for Graceful Degradation of Real-Time Distributed Embedded Systems. [Citation Graph (, )][DBLP]


  33. Timing analyzing for systems with execution dependencies between tasks. [Citation Graph (, )][DBLP]


  34. Applying artificial immune systems to real-time embedded systems. [Citation Graph (, )][DBLP]


  35. New Directions in Worst-Case Execution Time analysis. [Citation Graph (, )][DBLP]


  36. Anomaly detection inspired by immune network theory: A proposal. [Citation Graph (, )][DBLP]


  37. Comparing design of experiments and evolutionary approaches to multi-objective optimisation of sensornet protocols. [Citation Graph (, )][DBLP]


  38. YASS: a Scaleable Sensornet Simulator for Large Scale Experimentation. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.007secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002