The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rodolfo Pellizzoni: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rodolfo Pellizzoni, Giuseppe Lipari
    A New Sufficient Feasibility Test for Asynchronous Real-Time Periodic Task Sets. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2004, pp:204-211 [Conf]
  2. Rodolfo Pellizzoni, Marco Caccamo
    Adaptive Allocation of Software and Hardware Real-Time Tasks for FPGA-based Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2006, pp:208-220 [Conf]
  3. Rodolfo Pellizzoni, Giuseppe Lipari
    Improved Schedulability Analysis of Real-Time Transactions with Earliest Deadline Scheduling. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time and Embedded Technology and Applications Symposium, 2005, pp:65-75 [Conf]
  4. Rodolfo Pellizzoni, Giuseppe Lipari
    Holistic analysis of asynchronous real-time transactions with earliest deadline scheduling. [Citation Graph (0, 0)][DBLP]
    J. Comput. Syst. Sci., 2007, v:73, n:2, pp:186-206 [Journal]
  5. Rodolfo Pellizzoni, Giuseppe Lipari
    Feasibility Analysis of Real-Time Periodic Tasks with Offsets. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 2005, v:30, n:1-2, pp:105-128 [Journal]
  6. Rodolfo Pellizzoni, Marco Caccamo
    Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:12, pp:1666-1680 [Journal]

  7. Worst-case response time analysis of resource access models in multi-core systems. [Citation Graph (, )][DBLP]


  8. Worst case delay analysis for memory interference in multicore systems. [Citation Graph (, )][DBLP]


  9. Handling mixed-criticality in SoC-based real-time embedded systems. [Citation Graph (, )][DBLP]


  10. ASIIST: Application Specific I/O Integration Support Tool for Real-Time Bus Architecture Designs. [Citation Graph (, )][DBLP]


  11. Soft Real-Time Chains for Multi-Hop Wireless Ad-Hoc Networks. [Citation Graph (, )][DBLP]


  12. Hybrid Hardware-Software Architecture for Reconfigurable Real-Time Systems. [Citation Graph (, )][DBLP]


  13. Toward the Predictable Integration of Real-Time COTS Based Systems. [Citation Graph (, )][DBLP]


  14. Rapid Early-Phase Virtual Integration. [Citation Graph (, )][DBLP]


  15. Coscheduling of CPU and I/O Transactions in COTS-Based Embedded Systems. [Citation Graph (, )][DBLP]


  16. Hardware Runtime Monitoring for Dependable COTS-Based Real-Time Embedded Systems. [Citation Graph (, )][DBLP]


  17. Real-Time Control of I/O COTS Peripherals for Embedded Systems. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002