The SCEAS System
Navigation Menu

Search the dblp DataBase


Cosmin Rusu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Cosmin Rusu, Rami G. Melhem, Daniel Mossé
    Multi-Version Scheduling in Rechargeable Energy-Aware Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2003, pp:95-104 [Conf]
  2. Cosmin Rusu, Ruibin Xu, Rami G. Melhem, Daniel Mossé
    Energy-Efficient Policies for Request-Driven Soft Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2004, pp:175-183 [Conf]
  3. Wesley M. Felter, Karthick Rajamani, Tom W. Keller, Cosmin Rusu
    A performance-conserving approach for reducing peak power consumption in server systems. [Citation Graph (0, 0)][DBLP]
    ICS, 2005, pp:293-302 [Conf]
  4. Ruibin Xu, Dakai Zhu, Cosmin Rusu, Rami G. Melhem, Daniel Mossé
    Energy-efficient policies for embedded clusters. [Citation Graph (0, 0)][DBLP]
    LCTES, 2005, pp:1-10 [Conf]
  5. Cosmin Rusu, Alexandre Ferreira, Claudio Scordino, Aaron Watson
    Energy-Efficient Real-Time Heterogeneous Server Clusters. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2006, pp:418-428 [Conf]
  6. Cosmin Rusu, Rami G. Melhem, Daniel Mossé
    Maximizing the System Value while Satisfying Time and Energy Constraints. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 2002, pp:246-255 [Conf]
  7. Hazim Shafi, Patrick J. Bohrer, James Phelan, Cosmin Rusu, James L. Peterson
    Design and validation of a performance and power simulator for PowerPC systems. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2003, v:47, n:5-6, pp:641-652 [Journal]
  8. Cosmin Rusu, Rami G. Melhem, Daniel Mossé
    Maximizing rewards for real-time applications with energy constraints. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2003, v:2, n:4, pp:537-559 [Journal]
  9. Nevine AbouGhazaleh, Alexandre Ferreira, Cosmin Rusu, Ruibin Xu, Frank Liberato, Bruce R. Childers, Daniel Mossé, Rami G. Melhem
    Integrated CPU and l2 cache voltage scaling using machine learning. [Citation Graph (0, 0)][DBLP]
    LCTES, 2007, pp:41-50 [Conf]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002