
Search the dblp DataBase
Sharad Saxena:
[Publications]
[Author Rank by year]
[Coauthors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
 Richard C. Yee, Sharad Saxena, Paul E. Utgoff, Andrew G. Barto
Explaining Temporal Differences to Create Useful Concepts for Evaluating States. [Citation Graph (0, 0)][DBLP] AAAI, 1990, pp:882888 [Conf]
 Carlo Guardiani, Sharad Saxena, Patrick McNamara, Phillip Schumaker, Dale Coder
An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects. [Citation Graph (0, 0)][DBLP] DAC, 2000, pp:1518 [Conf]
 Carlo Guardiani, Patrick McNamara, Lidia Daldoss, Sharad Saxena, Stefano Zanella, Wei Xiang, Suli Liu
Analog IP Testing: Diagnosis and Optimization. [Citation Graph (0, 0)][DBLP] DATE, 2002, pp:192196 [Conf]
 Sharad Saxena
Evaluating alternative Instance Representations. [Citation Graph (0, 0)][DBLP] ML, 1989, pp:465468 [Conf]
 Sharad Saxena
On the Effect of Instance Representation on Generalization. [Citation Graph (0, 0)][DBLP] ML, 1991, pp:198202 [Conf]
 Manidip Sengupta, Sharad Saxena, Lidia Daldoss, Glen Kramer, Sean Minehane, Jianjun Cheng
Application Specific Worst Case Corners Using Response Surfaces and Statistical Models. [Citation Graph (0, 0)][DBLP] ISQED, 2004, pp:351356 [Conf]
 Marko P. Chew, Sharad Saxena, Thomas F. Cobourn, Purnendu K. Mozumder, Andrzej J. Strojwas
A New Methodology for Concurrent Technology Development and Cell Library Optimization. [Citation Graph (0, 0)][DBLP] VLSI Design, 1999, pp:1825 [Conf]
 Manidip Sengupta, Sharad Saxena, Lidia Daldoss, Glen Kramer, Sean Minehane, Jianjun Cheng
Applicationspecific worst case corners using response surfaces and statistical models. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:9, pp:13721380 [Journal]
 Maxim Ershov, Sharad Saxena, Sean Minehane, P. Clifton, Mark Redford, R. Lindley, H. Karbasi, S. Graves, S. Winters
Degradation dynamics, recovery, and characterization of negative bias temperature instability. [Citation Graph (0, 0)][DBLP] Microelectronics Reliability, 2005, v:45, n:1, pp:99105 [Journal]
Search in 0.015secs, Finished in 0.015secs
