The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Joan Cabestany: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Juan-Manuel Moreno Arostegui, Joan Cabestany, Eduardo Sanchez
    An In-System Routing Strategy For Evolvable Hardware Programmable Platforms. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2001, pp:157-166 [Conf]
  2. Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany, E. Cantó, Rafal Kielbik, Julio Faura, Josep Maria Insenser
    Realization of Self-Repairing and Evolvable Hardware Structures by Means of Implicit Self-Configuration. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 1999, pp:182-187 [Conf]
  3. Sergio Bermejo, Joan Cabestany, Magdalena Payeras-Capellà
    A new dynamic LVQ-based classifier and its application to handwritten character recognition. [Citation Graph (0, 0)][DBLP]
    ESANN, 1998, pp:203-208 [Conf]
  4. Guillermo Bedoya, Sergio Bermejo, Joan Cabestany
    Comparison of neural algorithms for blind source separation in sensor array applications. [Citation Graph (0, 0)][DBLP]
    ESANN, 2003, pp:131-136 [Conf]
  5. E. Cantó, Juan Manuel Moreno, Joan Cabestany, Julio Faura, Josep Maria Insenser
    A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:134-143 [Conf]
  6. E. Cantó, Juan Manuel Moreno, Joan Cabestany, I. Lacadena, Josep Maria Insenser
    Implementation of Virtual Circuits by Means of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:87-95 [Conf]
  7. Juan Manuel Moreno, Jordi Madrenas, Eduard Alarcón, Joan Cabestany
    Analog Sequential Architecture for Neuro-Fuzzy Models VLSI Implementation. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1199-1204 [Conf]
  8. Juan Manuel Moreno, Jordi Madrenas, Julio Faura, E. Cantó, Joan Cabestany, Josep Maria Insenser
    Feasible Evolutionary and Self-Repairing Hardware by Means of the Dynamic Reconfiguration Capabilities of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP]
    ICES, 1998, pp:345-355 [Conf]
  9. Sergio Bermejo, Joan Cabestany
    Large Margin Nearest Neighbor Classifiers. [Citation Graph (0, 0)][DBLP]
    IWANN (1), 2001, pp:669-676 [Conf]
  10. Sergio Bermejo, Joan Cabestany
    On-Line Gradient Learning Algorithms for K-Nearest Neighbor Classifiers. [Citation Graph (0, 0)][DBLP]
    IWANN (1), 1999, pp:546-555 [Conf]
  11. Sergio Bermejo, Ferran Revilla, Joan Cabestany
    Virtual Labs for Neural Networks E-courses. [Citation Graph (0, 0)][DBLP]
    IWANN (2), 2003, pp:719-725 [Conf]
  12. Guillermo Bedoya, Sergio Bermejo, Joan Cabestany
    Multichannel Blind Signal Separation in Semiconductor-Based GAS Sensor Arrays. [Citation Graph (0, 0)][DBLP]
    IWANN, 2005, pp:1059-1066 [Conf]
  13. F. Castillo, Joan Cabestany, Juan Manuel Moreno
    An Integrated Circuit for Artificial Neural Networks. [Citation Graph (0, 0)][DBLP]
    IWANN, 1991, pp:328-332 [Conf]
  14. F. Castillo, Joan Cabestany, Juan Manuel Moreno
    Region of Influence (ROI) Networks. Model and Implementation. [Citation Graph (0, 0)][DBLP]
    IWANN, 1993, pp:96-101 [Conf]
  15. F. Castillo, Jose A. García, Juan Manuel Moreno, Joan Cabestany
    A Coprocessor Card for Fast Neural Network Emulation. [Citation Graph (0, 0)][DBLP]
    IWANN, 1995, pp:752-760 [Conf]
  16. A. Chinea, Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany
    Improving the Performance of Piecewise Linear Separation Incremental Algorithms for Practical Hardware Implementations. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:607-616 [Conf]
  17. Enric Claverol-Tinturé, Xavier Rosell, Joan Cabestany
    Interfacing with Patterned in Vitro Neural Networks by Means of Hybrid Glass-Elastomer Neurovectors: Progress on Neuron Placement, Neurite Outgrowth and Biopotential Measurements. [Citation Graph (0, 0)][DBLP]
    IWANN, 2005, pp:433-437 [Conf]
  18. Jordi Madrenas, Gregorio Ruiz, Juan Manuel Moreno, Joan Cabestany
    Synthesis and Optimization of a Bit-Serial Pipeline Kernel Processor. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:801-810 [Conf]
  19. Juan Manuel Moreno, F. Castillo, Joan Cabestany
    Optimiized Learning for Improving the Evolution of Piecewise Linear Separation Incremental Algorithms. [Citation Graph (0, 0)][DBLP]
    IWANN, 1993, pp:272-277 [Conf]
  20. Juan Manuel Moreno, Joan Cabestany, E. Cantó, Julio Faura, Josep Maria Insenser
    The Role of Dynamic Reconfiguration for Implementing Artificial Neural Networks Models in Programmable Hardware. [Citation Graph (0, 0)][DBLP]
    IWANN (2), 1999, pp:85-94 [Conf]
  21. Juan Manuel Moreno, Jordi Madrenas, S. San Anselmo, F. Castillo, Joan Cabestany
    Digital Hardware Implementation of ROI Incremental Algorithms. [Citation Graph (0, 0)][DBLP]
    IWANN, 1995, pp:761-770 [Conf]
  22. Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany, J. R. Laúna
    Using Classical and Evolutive Neural Models in Industrial Applications: A Case Study for an Automatic Coin Classifier. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:922-931 [Conf]
  23. Sergio Bermejo, Joan Cabestany
    Local Averaging of Ensembles of LVQ-Based Nearest Neighbor Classifiers. [Citation Graph (0, 0)][DBLP]
    Appl. Intell., 2004, v:20, n:1, pp:47-58 [Journal]
  24. Sergio Bermejo, Joan Cabestany
    The effect of finite sample size on on-line K-means. [Citation Graph (0, 0)][DBLP]
    Neurocomputing, 2002, v:48, n:1-4, pp:511-539 [Journal]
  25. Sergio Bermejo, Joan Cabestany
    Oriented principal component analysis for large margin classifiers. [Citation Graph (0, 0)][DBLP]
    Neural Networks, 2001, v:14, n:10, pp:1447-1461 [Journal]
  26. Sergio Bermejo, Joan Cabestany
    A Batch Learning Vector Quantization Algorithm for Nearest Neighbour Classification. [Citation Graph (0, 0)][DBLP]
    Neural Processing Letters, 2000, v:11, n:3, pp:173-184 [Journal]
  27. Sergio Bermejo, Joan Cabestany
    Finite-Sample Convergence Properties of the LVQ1 Algorithm and the Batch LVQ1 Algorithm. [Citation Graph (0, 0)][DBLP]
    Neural Processing Letters, 2001, v:13, n:2, pp:135-157 [Journal]
  28. Sergio Bermejo, Joan Cabestany
    Learning with Nearest Neighbour Classifiers. [Citation Graph (0, 0)][DBLP]
    Neural Processing Letters, 2001, v:13, n:2, pp:159-181 [Journal]
  29. Sergio Bermejo, Joan Cabestany
    Ensemble Learning for Chemical Sensor Arrays. [Citation Graph (0, 0)][DBLP]
    Neural Processing Letters, 2004, v:19, n:1, pp:25-35 [Journal]
  30. Sergio Bermejo, Joan Cabestany
    Adaptive soft k-nearest-neighbour classifiers. [Citation Graph (0, 0)][DBLP]
    Pattern Recognition, 2000, v:33, n:12, pp:1999-2005 [Journal]
  31. Sergio Bermejo, Joan Cabestany
    Adaptive soft k-nearest-neighbor classifiers. [Citation Graph (0, 0)][DBLP]
    Pattern Recognition, 1999, v:32, n:12, pp:2077-2079 [Journal]
  32. Enric Claverol-Tinturé, Xavier Rosell, Joan Cabestany
    Technical steps towards one-to-one electrode-neuron interfacing with neural circuits reconstructed in vitro. [Citation Graph (0, 0)][DBLP]
    Neurocomputing, 2007, v:70, n:16-18, pp:2716-2722 [Journal]
  33. Alberto Prieto, Joan Cabestany, Francisco Sandoval
    Computational intelligence and bioinspired systems. [Citation Graph (0, 0)][DBLP]
    Neurocomputing, 2007, v:70, n:16-18, pp:2701-2703 [Journal]
  34. E. Cantó, Juan Manuel Moreno, Joan Cabestany, I. Lacadena, Josep Maria Insenser
    A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:1, pp:210-218 [Journal]

  35. A new field programmable system-on-a-chip for mixed signal integration. [Citation Graph (, )][DBLP]


  36. User Daily Activity Classification from Accelerometry Using Feature Selection and SVM. [Citation Graph (, )][DBLP]


  37. A Novel Hardware Architecture for Self-adaptive Systems. [Citation Graph (, )][DBLP]


  38. Implementation of a Dynamic Fault-Tolerance Scaling Technique on a Self-Adaptive Hardware Architecture. [Citation Graph (, )][DBLP]


  39. Improving the Performance of PieceWise Linear Separation Incremental Algorithms for Practical Hardware Implementations [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002