|
Search the dblp DataBase
E. Cantó:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany, E. Cantó, Rafal Kielbik, Julio Faura, Josep Maria Insenser
Realization of Self-Repairing and Evolvable Hardware Structures by Means of Implicit Self-Configuration. [Citation Graph (0, 0)][DBLP] Evolvable Hardware, 1999, pp:182-187 [Conf]
- E. Cantó, Juan Manuel Moreno, Joan Cabestany, Julio Faura, Josep Maria Insenser
A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic. [Citation Graph (0, 0)][DBLP] FPL, 1999, pp:134-143 [Conf]
- E. Cantó, Juan Manuel Moreno, Joan Cabestany, I. Lacadena, Josep Maria Insenser
Implementation of Virtual Circuits by Means of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP] FPL, 2000, pp:87-95 [Conf]
- Juan Manuel Moreno, Jordi Madrenas, Julio Faura, E. Cantó, Joan Cabestany, Josep Maria Insenser
Feasible Evolutionary and Self-Repairing Hardware by Means of the Dynamic Reconfiguration Capabilities of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP] ICES, 1998, pp:345-355 [Conf]
- Juan Manuel Moreno, Joan Cabestany, E. Cantó, Julio Faura, Josep Maria Insenser
The Role of Dynamic Reconfiguration for Implementing Artificial Neural Networks Models in Programmable Hardware. [Citation Graph (0, 0)][DBLP] IWANN (2), 1999, pp:85-94 [Conf]
- E. Cantó, Juan Manuel Moreno, Joan Cabestany, I. Lacadena, Josep Maria Insenser
A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2001, v:9, n:1, pp:210-218 [Journal]
Search in 0.001secs, Finished in 0.002secs
|