|
Search the dblp DataBase
Julio Faura:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany, E. Cantó, Rafal Kielbik, Julio Faura, Josep Maria Insenser
Realization of Self-Repairing and Evolvable Hardware Structures by Means of Implicit Self-Configuration. [Citation Graph (0, 0)][DBLP] Evolvable Hardware, 1999, pp:182-187 [Conf]
- E. Cantó, Juan Manuel Moreno, Joan Cabestany, Julio Faura, Josep Maria Insenser
A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic. [Citation Graph (0, 0)][DBLP] FPL, 1999, pp:134-143 [Conf]
- Julio Faura, Juan Manuel Moreno, Miguel Angel Aguirre Echánove, Phuoc van Duong, Josep Maria Insenser
Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor. [Citation Graph (0, 0)][DBLP] FPL, 1997, pp:1-10 [Conf]
- Juan Manuel Moreno, Jordi Madrenas, Julio Faura, E. Cantó, Joan Cabestany, Josep Maria Insenser
Feasible Evolutionary and Self-Repairing Hardware by Means of the Dynamic Reconfiguration Capabilities of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP] ICES, 1998, pp:345-355 [Conf]
- Vicente Baena Lecuyer, M. A. Aguirre, Antonio B. Torralba, Leopoldo García Franquelo, J. Faura
Decoder-driven switching matrices in multicontext FPGAs: area reduction and their effect on routability. [Citation Graph (0, 0)][DBLP] ISCAS (1), 1999, pp:463-466 [Conf]
- Juan Manuel Moreno, Joan Cabestany, E. Cantó, Julio Faura, Josep Maria Insenser
The Role of Dynamic Reconfiguration for Implementing Artificial Neural Networks Models in Programmable Hardware. [Citation Graph (0, 0)][DBLP] IWANN (2), 1999, pp:85-94 [Conf]
A new field programmable system-on-a-chip for mixed signal integration. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|