The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Josep Maria Insenser: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany, E. Cantó, Rafal Kielbik, Julio Faura, Josep Maria Insenser
    Realization of Self-Repairing and Evolvable Hardware Structures by Means of Implicit Self-Configuration. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 1999, pp:182-187 [Conf]
  2. E. Cantó, Juan Manuel Moreno, Joan Cabestany, Julio Faura, Josep Maria Insenser
    A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:134-143 [Conf]
  3. E. Cantó, Juan Manuel Moreno, Joan Cabestany, I. Lacadena, Josep Maria Insenser
    Implementation of Virtual Circuits by Means of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:87-95 [Conf]
  4. Julio Faura, Juan Manuel Moreno, Miguel Angel Aguirre Echánove, Phuoc van Duong, Josep Maria Insenser
    Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:1-10 [Conf]
  5. Juan Manuel Moreno, Jordi Madrenas, Julio Faura, E. Cantó, Joan Cabestany, Josep Maria Insenser
    Feasible Evolutionary and Self-Repairing Hardware by Means of the Dynamic Reconfiguration Capabilities of the FIPSOC Devices. [Citation Graph (0, 0)][DBLP]
    ICES, 1998, pp:345-355 [Conf]
  6. Juan Manuel Moreno, Joan Cabestany, E. Cantó, Julio Faura, Josep Maria Insenser
    The Role of Dynamic Reconfiguration for Implementing Artificial Neural Networks Models in Programmable Hardware. [Citation Graph (0, 0)][DBLP]
    IWANN (2), 1999, pp:85-94 [Conf]
  7. E. Cantó, Juan Manuel Moreno, Joan Cabestany, I. Lacadena, Josep Maria Insenser
    A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:1, pp:210-218 [Journal]

  8. A new field programmable system-on-a-chip for mixed signal integration. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002