The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

George Papadopoulos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Phillip Restle, Albert E. Ruehli, Steven G. Walker, George Papadopoulos
    Full-wave PEEC time-domain method for the modeling of on-chipinterconnects. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:7, pp:877-886 [Journal]

  2. Effective simulations to support academics in inclusive online learning design. [Citation Graph (, )][DBLP]


  3. Multi-modal System Architecture for Serious Gaming. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002