The SCEAS System
Navigation Menu

Search the dblp DataBase


Markus Koester: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Heiko Kalte, Markus Koester, Boris Kettelhoit, Mario Porrmann, Ulrich Rückert
    A Comparative Study on System Approaches for Partially Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    ERSA, 2004, pp:70-76 [Conf]
  2. Markus Koester, Heiko Kalte, Mario Porrmann
    Relocation and Defragmentation for Heterogeneous Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    ERSA, 2006, pp:70-76 [Conf]
  3. Markus Koester, Mario Porrmann, Heiko Kalte
    Task Placement for Heterogeneous Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:43-50 [Conf]
  4. Markus Koester, Mario Porrmann, Ulrich Rückert
    Placement-Oriented Modeling of Partially Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  5. Markus Koester, Heiko Kalte, Mario Porrmann, Ulrich Rückert
    Defragmentation Algorithms for Partially Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2005, pp:41-53 [Conf]

  6. Design optimizations to improve placeability of partial reconfiguration modules. [Citation Graph (, )][DBLP]

  7. Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs. [Citation Graph (, )][DBLP]

  8. A Design Methodology for Communication Infrastructures on Partially Reconfigurable FPGAs. [Citation Graph (, )][DBLP]

  9. A hardware compilation flow for instance-specific VLIW cores. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002