Search the dblp DataBase

Publications of Author

1. Ali Akoglu, Aravind Dasu, Sethuraman Panchanathan
   Cluster Extraction for Hybrid FPGA Architecture in Computation Intensive Applications. [Citation Graph (0, 0)][DBLP]
   ERSA, 2004, pp:296- [Conf]
   
2. Ali Akoglu, Sethuraman Panchanathan
   Application Specific Reconfigurable Architecture Design. [Citation Graph (0, 0)][DBLP]
   ERSA, 2005, pp:247-250 [Conf]
   
3. Aravind Dasu, Ali Akoglu, Sethuraman Panchanathan
   An Analysis Tool Set for Reconfigurable Media Processing. [Citation Graph (0, 0)][DBLP]
   Engineering of Reconfigurable Systems and Algorithms, 2003, pp:292-295 [Conf]
   
4. Ali Akoglu, Aravind Dasu, Arvind Sudarsanam, Mayur Srinivasan, Sethuraman Panchanathan
   Pattern Recognition Tool to Detect Reconfigurable Patterns in MPEG4 Video Processing. [Citation Graph (0, 0)][DBLP]
   IPDPS, 2002, pp:- [Conf]
   
5. 
   Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications. [Citation Graph (, )][DBLP]
   
   
6. 
   Highly Parallel FPGA Based IEEE-754 Compliant Double-Precision Floating-Point Division. [Citation Graph (, )][DBLP]
   
   
7. 
   SCARS: Scalable Self-Configurable Architecture for Reusable Space Systems. [Citation Graph (, )][DBLP]
   
   
8. 
   Wirelength Prediction for FPGAs. [Citation Graph (, )][DBLP]
   
   
9. 
   Design and evaluation of a self-healing Kepler for scientific workflows. [Citation Graph (, )][DBLP]
   
   
10. 
    A coarse grained and hybrid reconfigurable architecture with flexible NoC router for variable block size motion estimation. [Citation Graph (, )][DBLP]
    
    
11. 
    A hybrid processing element based reconfigurable architecture for hashing algorithms. [Citation Graph (, )][DBLP]
    
    
12. 
    Parallel implementation of Irregular Terrain Model on IBM Cell Broadband Engine. [Citation Graph (, )][DBLP]
    
    
13. 
    Sequence alignment with GPU: Performance and design challenges. [Citation Graph (, )][DBLP]
    
    
14. 
    Hierarchical Built-in Self-testing and FPGA Based Healing Methodology for System-on-a-Chip. [Citation Graph (, )][DBLP]
    
    
15. 
    FPGA based distributed self healing architecture for reusable systems. [Citation Graph (, )][DBLP]
    
    
16. 
    Scalable and highly parallel implementation of Smith-Waterman on graphics processing unit using CUDA. [Citation Graph (, )][DBLP]