The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Catherine Dezan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Caaliph Andriamisaina, Catherine Dezan, Christophe Jégo, Bernard Pottier
    Abstract Synthesis of Turbo Decoder Elements onto Reconfigurable Circuit. [Citation Graph (0, 0)][DBLP]
    ERSA, 2005, pp:263-266 [Conf]
  2. Catherine Dezan, Christophe Jégo, Bernard Pottier, Christophe Gouyen, Loïc Lagadec
    The Case Study of Block Turbo Decoders on a Framework for Portable Synthesis on FPGA. [Citation Graph (0, 0)][DBLP]
    HICSS, 2006, pp:- [Conf]
  3. Loïc Lagadec, Bernard Pottier, Oscar Villellas, Erwan Fabiani, Catherine Dezan
    A LUT based Approach for High Level Synthesis on FPGAs. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:167-172 [Conf]
  4. Catherine Dezan, Loïc Lagadec, Bernard Pottier
    Object Oriented Approach for Modeling Digital Circuits. [Citation Graph (0, 0)][DBLP]
    MSE, 1999, pp:51-52 [Conf]

  5. Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002