The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Arvind Sudarsanam: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Arvind Sudarsanam, Aravind Dasu, Sethuraman Panchanathan
    Task Scheduling of Control-Data Flow Graphs for Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    ERSA, 2004, pp:225-231 [Conf]
  2. Arvind Sudarsanam, Aravind Dasu
    A Fast and Efficient FPGA-Based Implementation for Solving a System of Linear Interval Equations. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:291-292 [Conf]
  3. Arvind Sudarsanam, Mayur Srinivasan, Sethuraman Panchanathan
    Resource Estimation and Task Scheduling for Multithreaded Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    ICPADS, 2004, pp:323-0 [Conf]
  4. Ali Akoglu, Aravind Dasu, Arvind Sudarsanam, Mayur Srinivasan, Sethuraman Panchanathan
    Pattern Recognition Tool to Detect Reconfigurable Patterns in MPEG4 Video Processing. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  5. Aravind Dasu, Arvind Sudarsanam
    High Level - Application Analysis Techniques & Architectures - To Explore Design possibilities for Reduced Reconfiguration Area Overheads in FPGAs executing Compute Intensive Applications. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002