The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David Kearney: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vinay Sriram, David Kearney
    A High Speed, Run Time Reconfigurable Image Acquisition processor for a Missile Approach Warning System. [Citation Graph (0, 0)][DBLP]
    ERSA, 2006, pp:241-243 [Conf]
  2. Vinay Sriram, David Kearney
    An Area Time Efficient Field Programmable Mersenne Twister Uniform Random Number Generator. [Citation Graph (0, 0)][DBLP]
    ERSA, 2006, pp:244-246 [Conf]
  3. Vinay Sriram, David Kearney
    High Speed High Fidelity Infrared Scene Simulation Using Reconfigurable Computing. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-2 [Conf]

  4. Research Issues in Using Reconfigurable Computing to Accelerate Infrared Simulation. [Citation Graph (, )][DBLP]


  5. A Parallel Area Efficient Kolmogorov Phase Screen Generator Suitable for FPGA Implementation. [Citation Graph (, )][DBLP]


  6. A high throughput area time efficient pseudo uniform random number generator based on the TT800 algorithm. [Citation Graph (, )][DBLP]


  7. Balancing Performance, Flexibility, and Scalability in a Parallel Computing Platform for Membrane Computing Applications. [Citation Graph (, )][DBLP]


  8. An Algorithm for Non-deterministic Object Distribution in P Systems and Its Implementation in Hardware. [Citation Graph (, )][DBLP]


  9. A Region-Oriented Hardware Implementation for Membrane Computing Applications. [Citation Graph (, )][DBLP]


  10. Implementing a Phase Screen Generator in Hardware. [Citation Graph (, )][DBLP]


  11. A FPGA Implementation of Variable Kernel Convolution. [Citation Graph (, )][DBLP]


  12. High Throughput Multi-port MT19937 Uniform Random Number Generator. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002