The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Howard Sachs: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Howard Sachs
    A New High Performance Embedded "Hard Core" Vector DSP Architecture for Multimedia Applications. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2003, pp:2-4 [Conf]
  2. Siamak Arya, Howard Sachs, Sreeram Duvvuru
    An architecture for high instruction level parallelism. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1995, pp:153-162 [Conf]
  3. Walter Hollingsworth, Howard Sachs, Alan Jay Smith
    The Clipper Processor: Instruction Set Architecture and Implementation. [Citation Graph (0, 0)][DBLP]
    Commun. ACM, 1989, v:32, n:2, pp:200-219 [Journal]
  4. Mark Birnbaum, Howard Sachs
    How VSIA Answers the SOC Dilemma. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1999, v:32, n:6, pp:42-50 [Journal]
  5. John Kubiatowicz, Howard Sachs
    Guest Editors' Introduction: Hot Chips 18. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:2, pp:7-9 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002