Search the dblp DataBase

Publications of Author

1. Florian Dittmann, Achim Rettberg, Raphael Weber
   Path Concepts for a Reconfigurable Bit-Serial Synchronous Architecture. [Citation Graph (0, 0)][DBLP]
   EUC, 2005, pp:448-457 [Conf]
   
2. 
   Latency Optimization for a Reconfigurable, Self-Timed, and Bit-Serial Architecture. [Citation Graph (, )][DBLP]
   
   
3. 
   Optimization techniques for a reconfigurable, self-timed, and bit-serial architecture. [Citation Graph (, )][DBLP]
   
   
4. 
   Implementation of the AES Algorithm for a Reconfigurable, Bit Serial, Fully Pipelined Architecture. [Citation Graph (, )][DBLP]
   
   
5. 
   Low-Level Space Optimization of an AES Implementation for a Bit-Serial Fully Pipelined Architecture. [Citation Graph (, )][DBLP]