|
Search the dblp DataBase
Pablo Ibáñez:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Pablo Ibáñez, Víctor Viñals
Performance Assessment of Contents Management in Multilevel On-Chip Caches. [Citation Graph (0, 0)][DBLP] EUROMICRO, 1996, pp:431-440 [Conf]
- A. de Dios, B. Sahelices, Pablo Ibáñez, Víctor Viñals, José M. Llabería
Speeding-Up Synchronizations in DSM Multiprocessors. [Citation Graph (0, 0)][DBLP] Euro-Par, 2006, pp:473-484 [Conf]
- Enrique F. Torres, Pablo Ibáñez, Víctor Viñals, José María Llabería
Counteracting Bank Misprediction in Sliced First-Level Caches. [Citation Graph (0, 0)][DBLP] Euro-Par, 2003, pp:586-596 [Conf]
- Enrique F. Torres, Pablo Ibáñez, Víctor Viñals, José María Llabería
Contents Management in First-Level Multibanked Data Caches. [Citation Graph (0, 0)][DBLP] Euro-Par, 2004, pp:516-524 [Conf]
- Pablo Ibáñez, Víctor Viñals, José Luis Briz, María Jesús Garzarán
Characterization and Improvement of Load/Store Cache-based Prefetching. [Citation Graph (0, 0)][DBLP] International Conference on Supercomputing, 1998, pp:369-376 [Conf]
- Enrique F. Torres, Pablo Ibáñez, Víctor Viñals, José María Llabería
Store Buffer Design in First-Level Multibanked Data Caches. [Citation Graph (0, 0)][DBLP] ISCA, 2005, pp:469-480 [Conf]
- Jesús Alastruey, José Luis Briz, Pablo Ibáñez, Víctor Viñals
Software Demand, Hardware Supply. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2006, v:26, n:4, pp:72-82 [Journal]
A Methodology to Characterize Critical Section Bottlenecks in DSM Multiprocessors. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|