Search the dblp DataBase
Paul Molitor :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Boris Goldengorin , Gerold Jäger , Paul Molitor Some Basics on Tolerances. [Citation Graph (0, 0)][DBLP ] AAIM, 2006, pp:194-206 [Conf ] Riccardo Forth , Paul Molitor An efficient heuristic for state encoding minimizing the BDD representations of the transistion relations of finite state machines. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2000, pp:61-66 [Conf ] Janett Mohnke , Paul Molitor , Sharad Malik Limits of using signatures for permutation independent Boolean comparison. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 1995, pp:- [Conf ] Christoph Scholl , Paul Molitor Communication based FPGA synthesis for multi-output Boolean functions. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 1995, pp:- [Conf ] Boris Goldengorin , Gerold Jäger , Paul Molitor Tolerance Based Contract-or-Patch Heuristic for the Asymmetric TSP. [Citation Graph (0, 0)][DBLP ] CAAN, 2006, pp:86-97 [Conf ] Bernd Becker , Günter Hotz , Reiner Kolla , Paul Molitor , Hans-Georg Osthof Hierarchical Design Based on a Calculus of Nets. [Citation Graph (0, 0)][DBLP ] DAC, 1987, pp:649-653 [Conf ] Laura Heinrich-Litan , Ursula Fissgus , St. Sutter , Paul Molitor , Thomas Rauber Modeling the Communication Behavior of Distributed Memory Machines by Genetic Programming. [Citation Graph (0, 0)][DBLP ] Euro-Par, 1998, pp:273-278 [Conf ] Jörg Ritter , Paul Molitor A pipelined architecture for partitioned DWT based lossy image compression using FPGA's. [Citation Graph (0, 0)][DBLP ] FPGA, 2001, pp:201-206 [Conf ] Wolfgang Günther , Robby Schönfeld , Bernd Becker , Paul Molitor k -Layer Straightline Crossing Minimization by Speeding Up Sifting. [Citation Graph (0, 0)][DBLP ] Graph Drawing, 2000, pp:253-258 [Conf ] Christian Matuszewski , Robby Schönfeld , Paul Molitor Using Sifting for k -Layer Straightline Crossing Minimization. [Citation Graph (0, 0)][DBLP ] Graph Drawing, 1999, pp:217-224 [Conf ] Günter Hotz , Reiner Kolla , Paul Molitor On Network Algebras and Recursive Equations. [Citation Graph (0, 0)][DBLP ] Graph-Grammars and Their Application to Computer Science, 1986, pp:250-261 [Conf ] Laura Heinrich-Litan , Paul Molitor , Dirk Möller Least Upper Bounds on the Sizes of Symmetric Variable Order based OBDDs. [Citation Graph (0, 0)][DBLP ] Great Lakes Symposium on VLSI, 1996, pp:126-0 [Conf ] Ines Peters , Paul Molitor Priority driven channel pin assignment. [Citation Graph (0, 0)][DBLP ] Great Lakes Symposium on VLSI, 1995, pp:132-0 [Conf ] Sandro Wefel , Paul Molitor Prove that a faulty multiplier is faulty!? [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2000, pp:43-46 [Conf ] Tolga Asveren , Paul Molitor New Crossover Methods For Sequencing Problems. [Citation Graph (0, 0)][DBLP ] PPSN, 1996, pp:290-299 [Conf ] Michael Kaufmann , Paul Molitor , Wolfgang Vogelgesang Performance Driven k-Layer Wiring. [Citation Graph (0, 0)][DBLP ] STACS, 1992, pp:489-500 [Conf ] Paul Molitor On the Contact-Minimization-Problem. [Citation Graph (0, 0)][DBLP ] STACS, 1987, pp:420-431 [Conf ] Paul Molitor , Uwe Sparmann , Dorothea Wagner Two-Layer Wiring with Pin Preassignments is Easier if the Power Supply Nets are Already Generated. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1994, pp:149-154 [Conf ] Martin Keim , Michael Martin , Bernd Becker , Rolf Drechsler , Paul Molitor Polynomial Formal Verification of Multipliers. [Citation Graph (0, 0)][DBLP ] VTS, 1997, pp:150-157 [Conf ] Changxing Dong , Paul Molitor What Graphs can be Efficiently Represented by BDDs? [Citation Graph (0, 0)][DBLP ] ICCTA, 2007, pp:128-134 [Conf ] Paul Molitor A Survey on Wiring. [Citation Graph (0, 0)][DBLP ] Elektronische Informationsverarbeitung und Kybernetik, 1991, v:27, n:1, pp:3-19 [Journal ] Martin Keim , Rolf Drechsler , Bernd Becker , Michael Martin , Paul Molitor Polynomial Formal Verification of Multipliers. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 2003, v:22, n:1, pp:39-58 [Journal ] Janett Mohnke , Paul Molitor , Sharad Malik Limits of Using Signatures for Permutation Independent Boolean Comparison. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 2002, v:21, n:2, pp:167-191 [Journal ] Günter Hotz , Bernd Becker , Reiner Kolla , Paul Molitor Ein logisch-topologischer Kalkül zur Konstruktion integrierter Schaltkreise, Teil I. [Citation Graph (0, 0)][DBLP ] Inform., Forsch. Entwickl., 1986, v:1, n:1, pp:38-47 [Journal ] Günter Hotz , Bernd Becker , Reiner Kolla , Paul Molitor Ein logisch-topologischer Kalkül zur Konstruktion integrierter Schaltkreise, Teil II. [Citation Graph (0, 0)][DBLP ] Inform., Forsch. Entwickl., 1986, v:1, n:2, pp:72-82 [Journal ] Janett Mohnke , Paul Molitor , Sharad Malik Establishing latch correspondence for sequential circuits using distinguishing signatures. [Citation Graph (0, 0)][DBLP ] Integration, 1999, v:27, n:1, pp:33-46 [Journal ] Paul Molitor Gutachter 2004. [Citation Graph (0, 0)][DBLP ] it - Information Technology, 2004, v:46, n:6, pp:360-0 [Journal ] Paul Molitor Gutachter 2005. [Citation Graph (0, 0)][DBLP ] it - Information Technology, 2005, v:47, n:6, pp:366-0 [Journal ] Heinz Zemanek , Johannes Oldenbourg , Paul Molitor , Klaus Küspert , Kurt Rothermel Zum neuen Jahrgang. [Citation Graph (0, 0)][DBLP ] it - Information Technology, 2003, v:45, n:1, pp:3-5 [Journal ] Janett Mohnke , Paul Molitor , Sharad Malik Application of BDDs in Boolean matching techniques for formal logic combinational verification. [Citation Graph (0, 0)][DBLP ] STTT, 2001, v:3, n:2, pp:207-216 [Journal ] Laura Heinrich-Litan , Paul Molitor Least Upper Bounds for the Size of OBDDs Using Symmetry Properties. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 2000, v:49, n:4, pp:360-368 [Journal ] Bernd Becker , Rolf Drechsler , Paul Molitor On the generation of area-time optimal testable adders. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:9, pp:1049-1066 [Journal ] Paul Molitor Constrained via minimization for systolic arrays. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:5, pp:537-542 [Journal ] Christoph Scholl , Dirk Möller , Paul Molitor , Rolf Drechsler BDD minimization using symmetries. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:2, pp:81-100 [Journal ] Paul Molitor ...was wird mit übrigens? [Citation Graph (0, 0)][DBLP ] it - Information Technology, 2006, v:48, n:4, pp:247- [Journal ] Effective Tour Searching for TSP by Contraction of Pseudo Backbone Edges. [Citation Graph (, )][DBLP ] Finding Good Tours for Huge Euclidean TSP Instances by Iterative Backbone Contraction. [Citation Graph (, )][DBLP ] Improving the Efficiency of Helsgaun's Lin-Kernighan Heuristic for the Symmetric TSP. [Citation Graph (, )][DBLP ] Minimizing ROBDD sizes of incompletely specified Boolean functionsby exploiting strong symmetries. [Citation Graph (, )][DBLP ] A graphical system for hierarchical specifications and checkups of VLSI circuits. [Citation Graph (, )][DBLP ] Algorithms and Experimental Study for the Traveling Salesman Problem of Second Order. [Citation Graph (, )][DBLP ] What are the samples for learning efficient routing heuristics? [MCM routing]. [Citation Graph (, )][DBLP ] Effective Heuristics for Large Euclidean TSP Instances Based on Pseudo Backbones. [Citation Graph (, )][DBLP ] Search in 0.008secs, Finished in 0.012secs