The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Anatoli Sergyienko: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Anatoli Sergyienko, Juri Kanevski, Oleg Maslennikov, Roman Wyrzykowski
    A Method for Mapping DSP Algorithms into Application Specific Structures. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1998, pp:10365-0 [Conf]
  2. Oleg Maslennikov, Juri Shevtshenko, Anatoli Sergyienko
    Configurable Microcontroller Array. [Citation Graph (0, 0)][DBLP]
    PARELEC, 2002, pp:47-49 [Conf]
  3. Oleg Maslennikow, Anatolij Sergiyenko
    Mapping DSP Algorithms into FPGA. [Citation Graph (0, 0)][DBLP]
    PARELEC, 2006, pp:208-213 [Conf]
  4. Oleg Maslennikow, Volodymyr Lepekha, Anatoli Sergyienko
    FPGA Implementation of the Conjugate Gradient Method. [Citation Graph (0, 0)][DBLP]
    PPAM, 2005, pp:526-533 [Conf]
  5. Oleg Maslennikow, Juri Shevtshenko, Anatoli Sergyienko
    Configurable Microprocessor Array for DSP Applications. [Citation Graph (0, 0)][DBLP]
    PPAM, 2003, pp:36-41 [Conf]
  6. Anatoli Sergyienko, Oleg Maslennikov
    Implementation of Givens QR-Decomposition in FPGA. [Citation Graph (0, 0)][DBLP]
    PPAM, 2001, pp:458-465 [Conf]

  7. Processor Array for Signal Computing and Numerical Applications. [Citation Graph (, )][DBLP]


  8. Parallel Implementation of Cholesky LLT-Algorithm in FPGA-Based Processor. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002