The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yuji Shinano: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shogo Asai, Yuusuke Kounoike, Yuji Shinano, Keiichi Kaneko
    Computing the Diameter of 17-Pancake Graph Using a PC Cluster. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2006, pp:1114-1124 [Conf]
  2. Yuji Shinano, Tetsuya Fujie, Yuusuke Kounoike
    Effectiveness of Parallelizing the ILOG-CPLEX Mixed Integer Optimizer in the PUBB2 Framework. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2003, pp:451-460 [Conf]
  3. Nobuo Inui, Yuji Shinano, Yuusuke Kounoike, Yoshiyuki Kotani
    Solving the Longest Word-Chain Problem. [Citation Graph (0, 0)][DBLP]
    ICINCO (1), 2004, pp:214-221 [Conf]
  4. Yuji Shinano, Tetsuya Fujie, Yoshiko Ikebe, Ryuichi Hirabayashi
    Solving the Maximum Clique Problem Using PUBB. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP, 1998, pp:326-332 [Conf]
  5. Yuji Shinano, Kenichi Harada, Ryuichi Hirabayashi
    Control Schemes in a Generalized Utility for Parallel Branch-and-Bound Algorithms. [Citation Graph (0, 0)][DBLP]
    IPPS, 1997, pp:621-0 [Conf]
  6. Yuji Shinano, Masahiro Higaki, Ryuichi Hirabayashi
    An Interface Design for General Parallel Branch-and-Bound Algorithms. [Citation Graph (0, 0)][DBLP]
    IRREGULAR, 1996, pp:277-284 [Conf]
  7. Nobuo Inui, Yuji Shinano
    Minimizing State Transition Model for Multiclassification by Mixed-Integer Programming. [Citation Graph (0, 0)][DBLP]
    MICAI, 2005, pp:473-482 [Conf]
  8. Yoshihisa Amakata, Yuji Shinano, Mario Nakamori
    A Simulator for Message Passing Based Parallel and Distributed Programs to Evaluate the Influence of Latency of Message Transfers. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2003, pp:1141-1147 [Conf]
  9. Yuusaku Kamura, Mario Nakamori, Yuji Shinano
    Combining Imperfect Components (II) - The Case of Multidimensional Error. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2002, pp:228-232 [Conf]
  10. Teppei Mizuno, Yuji Shinano, Mario Nakamori
    An Algorithm of the Optimal Order of Component Mounting on an Electronic Circuit Board. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2002, pp:233-238 [Conf]
  11. Shizu Sakakubara, Yuusuke Kounoike, Yuji Shinano, Ikuko Shimizu
    Automatic Range Image Registration Using Mixed Integer Linear Programming. [Citation Graph (0, 0)][DBLP]
    ACCV (2), 2007, pp:424-434 [Conf]
  12. Yuji Shinano, Tetsuya Fujie
    ParaLEX: A Parallel Extension for the CPLEX Mixed Integer Optimizer. [Citation Graph (0, 0)][DBLP]
    PVM/MPI, 2007, pp:97-106 [Conf]

  13. A Dynamic Load Balancing Mechanism for New ParaLEX. [Citation Graph (, )][DBLP]


  14. Computing the Diameters of 14- and 15-Pancake Graphs. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002