The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Duc Thang Vu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bernard Goossens, Duc Thang Vu
    On-Chip Multiprocessing. [Citation Graph (0, 0)][DBLP]
    Euro-Par, Vol. II, 1996, pp:789-796 [Conf]
  2. Bernard Goossens, Duc Thang Vu
    Multithreading to Improve Cycle Width and CPI in Superpipelined Superscalar Processors. [Citation Graph (0, 0)][DBLP]
    ISPAN, 1996, pp:36-42 [Conf]
  3. Bernard Goossens, Duc Thang Vu
    Further Pipelining and Multithreading to Improve RISC Processor Speed. A Proposed Architecture and Simulation Results. [Citation Graph (0, 0)][DBLP]
    PaCT, 1995, pp:326-340 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002