The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Edward D. Moreno: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Edward D. Moreno, Sergio Takeo Kofuji, Marcelo H. Cintra
    Prefetching and Multithreading Performance in Bus-Based Multiprocessors with Petri Nets. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1997, pp:1017-1024 [Conf]
  2. Edward D. Moreno, Fábio Dacêncio Pereira, Rodolfo B. Chiaramonte
    A VLIW-based cryptoprocessor on FPGAs architecture and performance issues (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:278- [Conf]
  3. Edward D. Moreno, Sergio Takeo Kofuji
    Efficiency of remote access caches in future SMP-based CC-NUMA multiprocessors: initial results. [Citation Graph (0, 0)][DBLP]
    ISPAN, 1997, pp:190-197 [Conf]
  4. Edward D. Moreno, Sergio Takeo Kofuji, Michael Stumm, Tarek S. Abdelrahman
    Tuning Shared Network Cache Size vs. Second-Level Cache Size in Clusters-Based Multiprocessors. [Citation Graph (0, 0)][DBLP]
    PaCT, 1997, pp:398-399 [Conf]
  5. Edward D. Moreno, Sergio Takeo Kofuji
    Improvements on bus technology will affect the benefits of remote caches in CC-NUMA architectures. [Citation Graph (0, 0)][DBLP]
    Computers and Their Applications, 1998, pp:397-400 [Conf]

  6. Impact of the DES and AES Algorithms on PERS (A Specific Processor for Sensor Networks). [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002