Search the dblp DataBase
Kui Dai :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Jianjun Guo , Kui Dai , Yun Cheng , Zhiying Wang Research on Fast Block Participation Mode Selection Algorithm in H.264. [Citation Graph (0, 0)][DBLP ] ACIS-ICIS, 2005, pp:111-113 [Conf ] Lei Wang , Zhiying Wang , Kui Dai An Approximate Method for Performance Evaluation of Asynchronous Pipeline Rings. [Citation Graph (0, 0)][DBLP ] CIT, 2006, pp:244- [Conf ] Wei Chen , Rui Gong , Kui Dai , Fang Liu , Zhiying Wang Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems. [Citation Graph (0, 0)][DBLP ] CIT, 2006, pp:175- [Conf ] Jianjun Guo , Kui Dai , Zhiying Wang A Heterogeneous Multi-core Processor Architecture for High Performance Computing. [Citation Graph (0, 0)][DBLP ] Asia-Pacific Computer Systems Architecture Conference, 2006, pp:359-365 [Conf ] Lei Wang , Hongyi Lu , Kui Dai , Zhiying Wang TengYue-1TengYue: In Chinese means jump over.: A High Performance Embedded SoC. [Citation Graph (0, 0)][DBLP ] Asia-Pacific Computer Systems Architecture Conference, 2004, pp:126-136 [Conf ] Lei Wang , Zhiying Wang , Kui Dai Cycle Period Analysis and Optimization of Timed Circuits. [Citation Graph (0, 0)][DBLP ] Asia-Pacific Computer Systems Architecture Conference, 2006, pp:502-508 [Conf ] Fang Liu , Kui Dai , Zhiying Wang Improving Security Architecture Development Based on Multiple Criteria Decision Making. [Citation Graph (0, 0)][DBLP ] AWCC, 2004, pp:214-218 [Conf ] Yun Cheng , Kui Dai , Zhiying Wang , Jianjun Guo A Fast Motion Estimation Algorithm Based on Diamond and Simplified Square Search Patterns. [Citation Graph (0, 0)][DBLP ] CIARP, 2005, pp:440-449 [Conf ] Yuan-man Tong , Zhiying Wang , Kui Dai , Hongyi Lu Designing Power Analysis Resistant and High Performance Block Cipher Coprocessor Using WDDL and Wave-Pipelining. [Citation Graph (0, 0)][DBLP ] Inscrypt, 2006, pp:66-77 [Conf ] Wei Chen , Rui Gong , Fang Liu , Kui Dai , Zhiying Wang Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy. [Citation Graph (0, 0)][DBLP ] ESA, 2006, pp:183-190 [Conf ] Hong Yue , Kui Dai , Zhiying Wang A Dual-core Embedded System-on-Chip Architecture for Multimedia Signal Processing Applications. [Citation Graph (0, 0)][DBLP ] ESA, 2006, pp:100-104 [Conf ] Gong Rui , Chen Wei , Liu Fang , Dai Kui , Wang Zhiying Modified Triple Modular Redundancy Structure based on Asynchronous Circuit Technique. [Citation Graph (0, 0)][DBLP ] DFT, 2006, pp:184-196 [Conf ] Dan Wu , Zhiying Wang , Kui Dai Retargetable Machine-Description System: Multi-layer Architecture Approach. [Citation Graph (0, 0)][DBLP ] GCC, 2005, pp:1161-1166 [Conf ] Jianjun Guo , Kui Dai , Zhiying Wang A High Performance Heterogeneous Architecture and Its Optimization Design. [Citation Graph (0, 0)][DBLP ] HPCC, 2006, pp:300-309 [Conf ] Hong Yue , Zhiying Wang , Kui Dai A Heterogeneous Embedded MPSoC for Multimedia Applications. [Citation Graph (0, 0)][DBLP ] HPCC, 2006, pp:591-600 [Conf ] Yun Cheng , Zhiying Wang , Kui Dai , Jianjun Guo A Fast Motion Estimation Algorithm Based on Diamond and Triangle Search Patterns. [Citation Graph (0, 0)][DBLP ] IbPRIA (1), 2005, pp:419-426 [Conf ] Ming-che Lai , Kui Dai , Li Shen , Zhiying Wang A New Technique for Program Code Compression in Embedded Microprocessor. [Citation Graph (0, 0)][DBLP ] ICESS, 2004, pp:158-164 [Conf ] Fang Liu , Kui Dai , Zhiying Wang , Jun Ma Research on Fuzzy Group Decision Making in Security Risk Assessment. [Citation Graph (0, 0)][DBLP ] ICN (2), 2005, pp:1114-1121 [Conf ] Jing-Xin Wang , Zhiying Wang , Kui Dai Intrusion Alert Analysis Based on PCA and the LVQ Neural Network. [Citation Graph (0, 0)][DBLP ] ICONIP (3), 2006, pp:217-224 [Conf ] Hong Yue , Ming-che Lai , Kui Dai , Zhiying Wang Design of a Configurable Embedded Processor Architecture for DSP Functions. [Citation Graph (0, 0)][DBLP ] ICPADS (2), 2005, pp:27-31 [Conf ] Jing-Xin Wang , Zhiying Wang , Kui Dai A PCA-LVQ Model for Intrusion Alert Analysis. [Citation Graph (0, 0)][DBLP ] ISI, 2006, pp:715-716 [Conf ] Fangyong Hou , Hongjun He , Zhiying Wang , Kui Dai An Efficient Way to Build Secure Disk. [Citation Graph (0, 0)][DBLP ] ISPEC, 2006, pp:290-301 [Conf ] Fangyong Hou , Zhiying Wang , Kui Dai , Yun Liu Protecting Mass Data Basing on Small Trusted Agent. [Citation Graph (0, 0)][DBLP ] ISPEC, 2005, pp:362-373 [Conf ] Jiang-chun Ren , Kui Dai , Zhiying Wang Trust-Enhanced Alteration Scenario for Universal Computer. [Citation Graph (0, 0)][DBLP ] PRDC, 2005, pp:275-280 [Conf ] Fang Liu , Yong Chen , Kui Dai , Zhiying Wang , Zhiping Cai Research on Risk Probability Estimating Using Fuzzy Clustering for Dynamic Security Assessment. [Citation Graph (0, 0)][DBLP ] RSFDGrC (2), 2005, pp:539-547 [Conf ] Jiang-chun Ren , Kui Dai , Zhiying Wang , Xue-mi Zhao , Yuan-man Tong Design and Implementation a TPM Chip SUP320 by SOC. [Citation Graph (0, 0)][DBLP ] SEC, 2005, pp:143-154 [Conf ] Libo Huang , Ming-che Lai , Kui Dai , Hong Yue , Li Shen Hardware Support for Arithmetic Units of Processor with Multimedia Extension. [Citation Graph (0, 0)][DBLP ] MUE, 2007, pp:633-637 [Conf ] Yong Li , Lei Wang , Rui Gong , Kui Dai , Zhiying Wang Research and Implementation of a 32-Bit Asynchronous Multiplier. [Citation Graph (0, 0)][DBLP ] Journal of Computer Research and Development, 2006, v:43, n:12, pp:2152-2157 [Journal ] Yong Li , Zhiying Wang , Xue-mi Zhao , Jian Ruan , Kui Dai Design of a Low-Power Embedded Processor Architecture Using Asynchronous Function Units. [Citation Graph (0, 0)][DBLP ] Asia-Pacific Computer Systems Architecture Conference, 2007, pp:354-363 [Conf ] Gang Jin , Lei Wang , Zhiying Wang , Kui Dai An Optimal Design Method for De-synchronous Circuit Based on Control Graph. [Citation Graph (0, 0)][DBLP ] APPT, 2007, pp:70-79 [Conf ] Libo Huang , Li Shen , Kui Dai , Zhiying Wang A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design. [Citation Graph (0, 0)][DBLP ] IEEE Symposium on Computer Arithmetic, 2007, pp:69-76 [Conf ] Yong Li , Zhiying Wang , Jian Ruan , Kui Dai A Low-Power Globally Synchronous Locally Asynchronous FFT Processor. [Citation Graph (0, 0)][DBLP ] HPCC, 2007, pp:168-179 [Conf ] Jian Ruan , Zhiying Wang , Kui Dai , Yong Li Latency Estimation of the Asynchronous Pipeline Using the Max-Plus Algebra. [Citation Graph (0, 0)][DBLP ] International Conference on Computational Science (4), 2007, pp:251-258 [Conf ] Wang Jingxin , Wang Zhiying , Dai Kui Security Event Management System based on Mobile Agent Technology. [Citation Graph (0, 0)][DBLP ] ISI, 2007, pp:166-171 [Conf ] Jian Ruan , Zhiying Wang , Kui Dai , Yong Li Design and Test of Self-checking Asynchronous Control Circuit. [Citation Graph (0, 0)][DBLP ] PATMOS, 2007, pp:320-329 [Conf ] Lai Mingche , Wang Zhiying , Guo Jianjun , Dai Kui , Shen Li Template Vertical Dictionary-Based Program Compression Scheme on the TTA. [Citation Graph (0, 0)][DBLP ] PATMOS, 2007, pp:43-52 [Conf ] Xue-mi Zhao , Zhiying Wang , Hongyi Lu , Kui Dai A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology. [Citation Graph (0, 0)][DBLP ] VLSI-SoC, 2006, pp:216-221 [Conf ] Lai Mingche , Guo Jianjun , Lv Yasuai , Dai Kui , Wang Zhiying The Research of an Embedded Processor Element for Multimedia Domain. [Citation Graph (0, 0)][DBLP ] MCAM, 2007, pp:267-276 [Conf ] A Low-Power Application Specific Instruction Set Processor Using Asynchronous Function Units. [Citation Graph (, )][DBLP ] Research on intra modes for inter-frame coding in H.264. [Citation Graph (, )][DBLP ] A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers. [Citation Graph (, )][DBLP ] A Framework to Evaluate the Trade-off among AVF Performance and Area of Soft Error Tolerant Microprocessors. [Citation Graph (, )][DBLP ] A High Efficient On-Chip Interconnection Network in SIMD CMPs. [Citation Graph (, )][DBLP ] A Novel Data-Parallel Coprocessor for Multimedia Signal Processing. [Citation Graph (, )][DBLP ] Transient Fault Tolerance on Chip Multiprocessor Based on Dual and Triple Core Redundancy. [Citation Graph (, )][DBLP ] Hierarchical memory system design for a heterogeneous multi-core processor. [Citation Graph (, )][DBLP ] Control flow checking and recovering based on 8051 architecture. [Citation Graph (, )][DBLP ] A New CORDIC Algorithm and Software Implementation Based on Synchronized Data Triggering Architecture. [Citation Graph (, )][DBLP ] Memory System Design for a Multi-core Processor. [Citation Graph (, )][DBLP ] Low-Level Component for OpenGL ES Oriented Heterogeneous Architecture with Optimization. [Citation Graph (, )][DBLP ] Performance Bound Analysis and Retiming of Timed Circuits. [Citation Graph (, )][DBLP ] Transient Fault Recovery on Chip Multiprocessor based on Dual Core Redundancy and Context Saving. [Citation Graph (, )][DBLP ] The P2P Communication Model for a Local Memory based Multi-core Processor. [Citation Graph (, )][DBLP ] Implementation of OpenVG Path and Paint Algorithms on Synchronous Data Triggered Architecture with Optimization. [Citation Graph (, )][DBLP ] Search in 0.003secs, Finished in 0.455secs