Search the dblp DataBase
Jo C. Ebergen :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Igor Benko , Jo C. Ebergen Composing Snippets. [Citation Graph (0, 0)][DBLP ] Concurrency and Hardware Design, 2002, pp:1-33 [Conf ] Igor Benko , Jo C. Ebergen Composing Snippets. [Citation Graph (0, 0)][DBLP ] ASYNC, 2000, pp:23-0 [Conf ] Bill Coates , Jo C. Ebergen , Jon K. Lexau , Scott Fairbanks , Ian W. Jones , Alex Ridgway , David Harris , Ivan E. Sutherland A Counterflow Pipeline Experiment. [Citation Graph (0, 0)][DBLP ] ASYNC, 1999, pp:161-172 [Conf ] Jo C. Ebergen Squaring the FIFO in GasP. [Citation Graph (0, 0)][DBLP ] ASYNC, 2001, pp:194-205 [Conf ] Jo C. Ebergen , Robert Berks Response Time Properties of Some Asynchronous Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 1997, pp:76-0 [Conf ] Jo C. Ebergen , Daniel Finchelstein , Russell Kao , Jon K. Lexau , David Hopkins A Fast and Energy-Efficient Stack. [Citation Graph (0, 0)][DBLP ] ASYNC, 2004, pp:7-16 [Conf ] Jo C. Ebergen , Scott Fairbanks , Ivan E. Sutherland Predicting Performance of Micropipelines Using Charlie Diagrams. [Citation Graph (0, 0)][DBLP ] ASYNC, 1998, pp:238-246 [Conf ] Jo C. Ebergen , Jonathan Gainsley , Paul Cunningham Transistor Sizing: How to Control the Speed and Energy Consumption of a Circuit. [Citation Graph (0, 0)][DBLP ] ASYNC, 2004, pp:51-61 [Conf ] Jo C. Ebergen , Jonathan Gainsley , Jon K. Lexau , Ivan E. Sutherland GasP Control for Domino Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 2005, pp:12-22 [Conf ] Philip P. Shirvani , Subhasish Mitra , Jo C. Ebergen , Marly Roncken DUDES: A Fault Abstraction and Collapsing Framework for Asynchronous Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 2000, pp:73-0 [Conf ] Jo C. Ebergen , Alex Chow , Bill Coates , Justin Schauer , David Hopkins An Asynchronous High-Throughput Control Circuit For Proximity Communication. [Citation Graph (0, 0)][DBLP ] ASYNC, 2006, pp:23-33 [Conf ] Jo C. Ebergen , Steve Furber , Arash Saifhashemi Notes On Pulse Signaling. [Citation Graph (0, 0)][DBLP ] ASYNC, 2007, pp:15-24 [Conf ] Janusz A. Brzozowski , Jo C. Ebergen Recent Developments in the Design of Asynchronous Circuits. [Citation Graph (0, 0)][DBLP ] FCT, 1989, pp:78-94 [Conf ] Maitham Shams , Jo C. Ebergen , Mohamed I. Elmasry Optimizing CMOS Implementations of the C-element. [Citation Graph (0, 0)][DBLP ] ICCD, 1997, pp:700-705 [Conf ] Jo C. Ebergen , Ad M. G. Peeters Modulo-N Counters: Design and Analysis of Delay-Insensitive Circuits. [Citation Graph (0, 0)][DBLP ] Designing Correct Circuits, 1992, pp:27-46 [Conf ] Jo C. Ebergen , P. F. Bertrand , S. Gingras Solving a Mutual Exclusion Problem with the RGD Arbiter. [Citation Graph (0, 0)][DBLP ] Asynchronous Design Methodologies, 1993, pp:137-147 [Conf ] Maitham Shams , Jo C. Ebergen , Mohamed I. Elmasry A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element. [Citation Graph (0, 0)][DBLP ] ISLPED, 1996, pp:93-96 [Conf ] Jo C. Ebergen Circuits Without Clocks: What Makes Them Tick? [Citation Graph (0, 0)][DBLP ] OPODIS, 2003, pp:2- [Conf ] Jo C. Ebergen A Formal Approach to Designing Delay-Insensitive Circuits. [Citation Graph (0, 0)][DBLP ] Distributed Computing, 1991, v:5, n:, pp:107-119 [Journal ] Jo C. Ebergen , Ad M. G. Peeters Design and Analysis of Delay-Insensitive Modulo-N Counters. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 1993, v:3, n:3, pp:211-232 [Journal ] Jo C. Ebergen Arbiters: An Exercise in Specifying and Decomposing Asynchronously Communicating Components. [Citation Graph (0, 0)][DBLP ] Sci. Comput. Program., 1992, v:18, n:3, pp:223-245 [Journal ] Jo C. Ebergen , Rob R. Hoogerwoord A Derivation of a Serial-Parallel Multiplier. [Citation Graph (0, 0)][DBLP ] Sci. Comput. Program., 1990, v:15, n:2-3, pp:201-215 [Journal ] John Segers , Jo C. Ebergen Design and Analysis of Up-Down Counters. [Citation Graph (0, 0)][DBLP ] Sci. Comput. Program., 1996, v:27, n:2, pp:185-204 [Journal ] Janusz A. Brzozowski , Jo C. Ebergen On the Delay-Sensitivity of Gate Networks. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1992, v:41, n:11, pp:1349-1360 [Journal ] Maitham Shams , Jo C. Ebergen , Mohamed I. Elmasry Modeling and comparing CMOS implementations of the C-element. [Citation Graph (0, 0)][DBLP ] IEEE Trans. VLSI Syst., 1998, v:6, n:4, pp:563-567 [Journal ] Search in 0.016secs, Finished in 0.017secs