The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Joshua J. Yi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Joshua J. Yi, Resit Sendag, David J. Lilja
    Increasing Instruction-Level Parallelism with Instruction Precomputation (Research Note). [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2002, pp:481-485 [Conf]
  2. Joshua J. Yi, Sreekumar V. Kodakara, Resit Sendag, David J. Lilja, Douglas M. Hawkins
    Characterizing and Comparing Prevailing Simulation Techniques. [Citation Graph (0, 0)][DBLP]
    HPCA, 2005, pp:266-277 [Conf]
  3. Joshua J. Yi, David J. Lilja, Douglas M. Hawkins
    A Statistically Rigorous Approach for Improving Simulation Methodology. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:281-0 [Conf]
  4. Joshua J. Yi, David J. Lilja
    Improving Processor Performance by Simplifying and Bypassing Trivial Computations. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:462-0 [Conf]
  5. Joshua J. Yi, Hans Vandierendonck, Lieven Eeckhout, David J. Lilja
    The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools. [Citation Graph (0, 0)][DBLP]
    ICS, 2006, pp:75-86 [Conf]
  6. Resit Sendag, A. Yilmazer, Joshua J. Yi, Augustus K. Uht
    Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  7. Joshua J. Yi, Lieven Eeckhout, David J. Lilja, Brad Calder, Lizy Kurian John, James E. Smith
    The Future of Simulation: A Field of Dreams. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2006, v:39, n:11, pp:22-29 [Journal]
  8. Timothy Sherwood, Joshua J. Yi
    Guest Editors' Introduction: Computer Architecture Simulation and Modeling. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:4, pp:5-7 [Journal]
  9. Joshua J. Yi, David J. Lilja
    Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:3, pp:268-280 [Journal]
  10. Joshua J. Yi, David J. Lilja, Douglas M. Hawkins
    Improving Computer Architecture Simulation Methodology by Adding Statistical Rigor. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:11, pp:1360-1373 [Journal]
  11. Joshua J. Yi, Resit Sendag, Lieven Eeckhout, Ajay Joshi, David J. Lilja, Lizy Kurian John
    Evaluating Benchmark Subsetting Approaches. [Citation Graph (0, 0)][DBLP]
    IISWC, 2006, pp:93-104 [Conf]
  12. Joshua J. Yi, Resit Sendag, David J. Lilja, Douglas M. Hawkins
    Speed versus Accuracy Trade-Offs in Microarchitectural Simulations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:11, pp:1549-1563 [Journal]

  13. Low power/area branch prediction using complementary branch predictors. [Citation Graph (, )][DBLP]


  14. Evaluating the efficacy of statistical simulation for design space exploration. [Citation Graph (, )][DBLP]


  15. Adaptive simulation sampling using an Autoregressive framework. [Citation Graph (, )][DBLP]


  16. Branch Misprediction Prediction: Complementary Branch Predictors. [Citation Graph (, )][DBLP]


Search in 1.041secs, Finished in 1.042secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002