The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Håkan Zeffer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Håkan Zeffer, Zoran Radovic, Oskar Grenholm, Erik Hagersten
    Exploiting Spatial Store Locality Through Permission Caching in Software DSMs. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2004, pp:551-560 [Conf]
  2. Håkan Zeffer, Zoran Radovic, Martin Karlsson, Erik Hagersten
    TMA: a trap-based memory architecture. [Citation Graph (0, 0)][DBLP]
    ICS, 2006, pp:259-268 [Conf]
  3. Håkan Zeffer, Zoran Radovic, Erik Hagersten
    Exploiting locality: a flexible DSM approach. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  4. Dan Wallin, Håkan Zeffer, Martin Karlsson, Erik Hagersten
    VASA: A Simulator Infrastructure with Adjustable Fidelity. [Citation Graph (0, 0)][DBLP]
    IASTED PDCS, 2005, pp:554-563 [Conf]
  5. Pavlos Petoumenos, Georgios Keramidas, Håkan Zeffer, Stefanos Kaxiras, Erik Hagersten
    Modeling Cache Sharing on Chip Multiprocessor Architectures. [Citation Graph (0, 0)][DBLP]
    IISWC, 2006, pp:160-171 [Conf]

  6. Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor. [Citation Graph (, )][DBLP]


  7. A statistical multiprocessor cache model. [Citation Graph (, )][DBLP]


  8. A case for low-complexity MP architectures. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002