The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Claudio Passerone: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Felice Balarin, Luciano Lavagno, Claudio Passerone, Alberto L. Sangiovanni-Vincentelli, Marco Sgroi, Yosinori Watanabe
    Modeling and Designing Heterogeneous Systems. [Citation Graph (0, 0)][DBLP]
    Concurrency and Hardware Design, 2002, pp:228-273 [Conf]
  2. Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, Yosinori Watanabe
    Quasi-Static Scheduling of Independent Tasksfor Reactive Systems. [Citation Graph (0, 0)][DBLP]
    ICATPN, 2002, pp:80-100 [Conf]
  3. Alberto La Rosa, Luciano Lavagno, Claudio Passerone
    A software development tool chain for a reconfigurable processor. [Citation Graph (0, 0)][DBLP]
    CASES, 2001, pp:93-98 [Conf]
  4. Felice Balarin, Luciano Lavagno, Claudio Passerone, Alberto L. Sangiovanni-Vincentelli, Yosinori Watanabe, Guang Yang
    Concurrent execution semantics and sequential simulation algorithms for the metropolis meta-model. [Citation Graph (0, 0)][DBLP]
    CODES, 2002, pp:13-18 [Conf]
  5. H. J. H. N. Kenter, Claudio Passerone, W. J. M. Smits, Yosinori Watanabe, Alberto L. Sangiovanni-Vincentelli
    Designing digital video systems: modeling and scheduling. [Citation Graph (0, 0)][DBLP]
    CODES, 1999, pp:64-68 [Conf]
  6. Claudio Passerone, Roberto Passerone, Claudio Sansoè, Jonathan Martin, Alberto L. Sangiovanni-Vincentelli, Rick McGeer
    Modeling reactive systems in Java. [Citation Graph (0, 0)][DBLP]
    CODES, 1998, pp:15-19 [Conf]
  7. Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Marc Massot, Sandra Moral, Claudio Passerone, Yosinori Watanabe, Alberto L. Sangiovanni-Vincentelli
    Task generation and compile-time scheduling for mixed data-control embedded software. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:489-494 [Conf]
  8. Tullio Cuatto, Claudio Passerone, Luciano Lavagno, Attila Jurecska, Antonino Damiano, Claudio Sansoè, Alberto L. Sangiovanni-Vincentelli
    A Case Study in Embedded System Design: An Engine Control Unit. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:804-807 [Conf]
  9. Claudio Passerone, Luciano Lavagno, Massimiliano Chiodo, Alberto L. Sangiovanni-Vincentelli
    Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:389-394 [Conf]
  10. G. Arrigoni, L. Duchini, Claudio Passerone, Luciano Lavagno, Yosinori Watanabe
    False Path Elimination in Quasi-Static Scheduling. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:964-970 [Conf]
  11. Gianpiero Cabodi, Paolo Camurati, Claudio Passerone, Stefano Quer
    Computing Timed Transition Relations for Sequential Cycle-Based Simulation. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:8-12 [Conf]
  12. Luciano Lavagno, Claudio Passerone, Vishal Shah, Yosinori Watanabe
    A Time Slice Based Scheduler Model for System Level Design. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:378-383 [Conf]
  13. Claudio Passerone, Yosinori Watanabe, Luciano Lavagno
    Generation of minimal size code for scheduling graphs. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:668-673 [Conf]
  14. Alberto La Rosa, Luciano Lavagno, Claudio Passerone
    Hardware/Software Design Space Exploration for a Reconfigurable Processor. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10570-10575 [Conf]
  15. Alberto La Rosa, Claudio Passerone, Francesco Gregoretti, Luciano Lavagno
    Implementation of a UMTS Turbo-Decoder on a Dynamically Reconfigurable Platform. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:1218-1223 [Conf]
  16. Ivan Blunno, Guy Alain Narboni, Claudio Passerone
    An Automated Methodology for Low Electro-Magnetic Emissions Digital Circuits Design. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:540-547 [Conf]
  17. Felice Balarin, Luciano Lavagno, Claudio Passerone, Yosinori Watanabe
    Processes, Interfaces and Platforms. Embedded Software Modeling in Metropolis. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2002, pp:407-416 [Conf]
  18. Fabio Campi, Andrea Cappelli, Roberto Guerrieri, Andrea Lodi, Mario Toma, Alberto La Rosa, Luciano Lavagno, Claudio Passerone, Roberto Canegallo
    A Reconfigurable Processor Architecture and Software Development Environment for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:171- [Conf]
  19. Luciano Lavagno, Mihai T. Lazarescu, Stefano Quer, Sergio Nocco, Claudio Passerone, Gianpiero Cabodi
    A Symbolic Approach for the Combined Solution of Scheduling and Allocation. [Citation Graph (0, 0)][DBLP]
    ISSS, 2002, pp:237-242 [Conf]
  20. Felice Balarin, Claudio Passerone, Alessandro Pinto, Alberto L. Sangiovanni-Vincentelli
    A formal approach to system level design: metamodels and unified design environments. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2005, pp:155-163 [Conf]
  21. Francesco Gregoretti, Claudio Passerone
    Using a massively parallel architecture for integrated circuits testing. [Citation Graph (0, 0)][DBLP]
    PDP, 1995, pp:332-338 [Conf]
  22. Felice Balarin, Yosinori Watanabe, Harry Hsieh, Luciano Lavagno, Claudio Passerone, Alberto L. Sangiovanni-Vincentelli
    Metropolis: An Integrated Electronic System Design Environment. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2003, v:36, n:4, pp:45-52 [Journal]
  23. Alberto La Rosa, Luciano Lavagno, Claudio Passerone
    Software Development for High-Performance, Reconfigurable, Embedded Multimedia Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:1, pp:28-38 [Journal]
  24. Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, Yosinori Watanabe
    Quasi-static scheduling of independent tasks for reactive systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:10, pp:1492-1514 [Journal]
  25. Alberto La Rosa, Luciano Lavagno, Claudio Passerone
    Implementation of a UMTS turbo decoder on a dynamically reconfigurable platform. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:1, pp:100-106 [Journal]
  26. Claudio Passerone, Claudio Sansoè, Luciano Lavagno, Patrick C. McGeer, Jonathan Martin, Roberto Passerone, Alberto L. Sangiovanni-Vincentelli
    Modeling reactive systems in Java. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:4, pp:515-523 [Journal]
  27. Claudio Passerone
    Real time operating system modeling in a system level design environment. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  28. Architecture of a Small Low-Cost Satellite. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002