The SCEAS System
Navigation Menu

Search the dblp DataBase


Atsuhiro Goto: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Atsuhiro Goto, Hidehiko Tanaka, Tohru Moto-Oka
    Highly Parallel Inference Engine PIE: Goal Rewriting Model and Machine Architecture. [Citation Graph (1, 0)][DBLP]
    New Generation Comput., 1984, v:2, n:1, pp:37-58 [Journal]
  2. Atsuhiro Goto, Shunichi Uchida
    Towards a High Performance Parallel Inference Machine - The Intermediate Stage Plan of PIM. [Citation Graph (0, 0)][DBLP]
    Future Parallel Computers, 1986, pp:299-320 [Conf]
  3. Atsuhiro Goto, Masatoshi Sato, Katsuto Nakajima, Kazuo Taki, Akira Matsumoto
    Overview of the Parallel Inference Machine Architecture (PIM). [Citation Graph (0, 0)][DBLP]
    FGCS, 1988, pp:208-229 [Conf]
  4. Tsuyoshi Shinogi, Kouichi Kumon, Akira Hattori, Atsuhiro Goto, Yasunori Kimura, Takashi Chikayama
    Macro-Call Instruction for the Efficient KL1 Implementation on PIM. [Citation Graph (0, 0)][DBLP]
    FGCS, 1988, pp:953-961 [Conf]
  5. Shunichi Uchida, Kazuo Taki, Katsuto Nakajima, Atsuhiro Goto, Takashi Chikayama
    Research and Development of the Parallel Inference System in the Intermediate Stage of the FGCS Project. [Citation Graph (0, 0)][DBLP]
    FGCS, 1988, pp:16-36 [Conf]
  6. Atsuhiro Goto, Yasunori Kimura, T. Nakagawa, Takashi Chikayama
    Lazy Reference Counting: An Incremental Garbage Collection Method for Parallel Inference Machines. [Citation Graph (0, 0)][DBLP]
    ICLP/SLP, 1988, pp:1241-1256 [Conf]
  7. Kenji Nishida, Yasunori Kimura, Akira Matsumoto, Atsuhiro Goto
    Evaluation of MRB Garbage Collection on Parallel Logic Programming Architectures. [Citation Graph (0, 0)][DBLP]
    ICLP, 1990, pp:83-95 [Conf]
  8. Masatoshi Sato, Hajime Shimizu, Akira Matsumoto, Kazuaki Rokusawa, Atsuhiro Goto
    KL1 Execution Model for PIM Cluster with Shared Memory. [Citation Graph (0, 0)][DBLP]
    ICLP, 1987, pp:338-355 [Conf]
  9. Atsuhiro Goto, Akira Matsumoto, Evan Tick
    Design and Performance of a Coherent Cache for Parallel Logic Programming Architectures. [Citation Graph (0, 0)][DBLP]
    ISCA, 1989, pp:25-33 [Conf]
  10. Ling Liu, Atsuhiro Goto
    Message from SAINT 2007 Workshops Chairs. [Citation Graph (0, 0)][DBLP]
    SAINT Workshops, 2007, pp:- [Conf]
  11. Atsuhiro Goto
    Preface. [Citation Graph (0, 0)][DBLP]
    Journal of Computer Security, 2006, v:14, n:3, pp:247- [Journal]

Search in 0.593secs, Finished in 0.594secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002